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Abstract 
This thesis describes the development of two novel circuits that use a newly 
developed technology, that of neuron-MOS, for the purposes of analogue-to-digital 
conversion and image enhancement. Neuron-MOS has the potential to redcue both 
the complexity and number of transistors required for analogue and digital circuits. A 
reduced area, low transistor-count analogue-to-digital converter that is suitable for 
inclusion in a massively parallel array of identical image processing elements is 
developed. Supporting the function of the array some fundamental image 
enhancement operations, such as edge enhancement, are examined exploiting the 
unique features of neuron-MOS technology. 
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Chapter 1 
Introduction 
The design of electronic circuits often seeks to exploit any of a wide range of 
components, techniques and technologies. New technologies are of particular interest 
to the research engineer. Any new technology will be assessed as having more or less 
relevance to certain types of applications or being more or less suited to being within 
the bounds of a number of constraints for a given problem. 
Typical constraints that are imposed include power consumption, speed of operation, 
energy efficiency, area utilisation and cost effectiveness. The nature of the problem 
may obviate one parameter as being of overriding importance, or at least holding 
considerable weight. 
To a large extent the field of electronic engineering has been divided into either 
analogue or digital. A new enabling technology, termed Neuron-MOS, seeks to 
combine the two aspects into one functional unit, the neuron-MOS transistor. This 
circuit element promises to add new functionality to certain circuit configurations by 
virtue of its operation [ 1]. 
- 15 -
This thesis gives details of research that seeks to exploit neuron-MOS technology. 
neuron-MOS can achieve a reduction, for example, in the number of transistors used 
in the operation of analogue-to-digital conversion [ 1].  Such a reduction is a 
fundamental method of minimising power consumption. Another method for 
minimising power consumption to reduce the supply voltage to the circuit. 
Minimising the amount of switching activity to reduce dynamic power consumption 
is a third method [2, p8]. 
The process of analogue-to-digital conversion is a well-established field. Advances 
are being made in size, power consumption, speed and resolution. The research 
concentrates on developing a reduced-area analogue-to-digital converter using 
neuron-MOS technology. Reducing the power consumption of an element is one 
method to reducing the power consumed by an array of identical circuit elements. 
This analogue-to-digital converter is intended to be included in an array of image 
processing elements [3]. The principle constraints in the design of an analogue-to­
digital converter are the speed, the circuit area and the power consumption. The 
speed is not a primary priority in our design because we intend to use an in-pixel 
ND converter. The speed is therefore compensated for the high level of parallelism. 
In this situation the silicon area of the AID is the first concern since a higher fill­
factor is obtained if the design of a high density ND converter is achieved. 
Also related to the application of the processing of an image is the enhancement of 
the human perception of that image, with the aim of improvement of the image 
quality. Image enhancement operations, such as contrast enhancement and edge 
detection, may also benefit from some of the unique features of neuron-MOS. The 
potential simplicity of using neuron-MOS in a locally connected array for 
fundamental operations is attractive. 
The subjectivity of image reproduction has led to a large amount of research into 
image enhancement. The algorithmic improvement of a picture relies principally on 
the lack of human intervention in conducting the operation. The need for 
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enhancement comes about from a number of factors, such as the loss of image 
quality from the initial capture, the reduction in resolution or addition of noise in 
transmission, and the method of reproduction of the image, for example using 
cathode ray tube or liquid crystal display. 
Increasing the discernment of the edges of the objects in the image is one method 
that may be used to improve the human perception of an image. Adjusting the 
contrast is another method that can be used to increase the perceivable detail. 
Thus, the research is divided into two areas that support one another in that they aim 
to investigate the application of neuron-MOS technology using novel circuits for 
well-established applications. The first is the analogue-to-digital converter with its 
reduced area and power consumption. The second is using neuron-MOS to perform 
the fundamental image enhancement operation of edge enhancement/detection. 
This chapter introduces the concept of the Smart Pixel and shows the necessity for 
the research into an area efficient analogue-to-digital converter . The main driving 
aim of this research was to develop an analogue-to-digital converter that is suitable 
for such an array. 
Chapter 2 describes neuron-MOS technology, its applications, limitations and its 
methods of design. This chapter summarises the state of the art in neuron-MOS and 
details the available literature on the topic. 
Chapter 3 describes fundamentals of analogue-to-digital conversion, performance 
parameters and the current state-of-the-art for each of the main methods of 
conversion. Because the field of ND conversion is a vast one, and the thrust of the 
research is focussed on the application of vMOS, the chapter deals with the latest 
literature in the field, along with well-established practice. The chapter provides a 
basis for the understanding of AID conversion and the issues associated with it. 
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Chapter 4 gives details of a proposed method of analogue-to-digital conversion using 
neuron-MOS technology. This is the presentation of the novelty in the research. A 
number of improvements of current designs are apparent, the suitability of practical 
circuit implementations are examined in this context. 
Chapter 4 also discusses the implementation of the circuit in VLSI. The circuit 
layouts of a number of simple neuron-MOS circuits and the improved AID converter 
are presented. Issues concerning the extraction of the capacitances, which are critical 
to the operation of neuron-MOS, are discussed. 
The simulation results of the extracted SPICE file from the VLSI layout are also 
presented in Chapter 4. This chapter confirms the operation of the device to a 
resolution of 6 bits. The factors and limitations of the scheme are detailed. 
Chapter 5 covers edge enhancement in images and proposes and examines a novel 
circuit, which uses neuron-MOS technology to achieve this in a simple, voltage­
mode format. Allied with the ND converter the image enhancement circuit is related 
in the research in two ways; the first is the relevance to the Smart Pixel device, which 
uses human perception of an image to convey meaning because edge enhancement 
increases the human perception of an image; the second is the nature of the circuit, 
which also uses vMOS to achieve its functionality. 
Chapter 6 summarises the outcomes of the research conducted. Future work, which 
may be used to further develop the research presented in this thesis is recommended. 
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1 . 1  INTRODUCTION TO THE SMART PIXEL PARADIGM 
With the increasing popularity of mobile communications contemporary research 
aims at providing more features to the user . For market acceptance size, weight and 
features have great importance . As yet a personal mobile videophone has not been 
developed. This application demands more efficient use of circuit area, lower power 
technology and the design of circuit elements that have not previously been 
necessary. Smart Pixel Multimedia Technology challenges present-day technology 
by providing image capture compression and display on a per-pixel basis [ 4] . 
Transmission of video information is bandwidth-intensive . Techniques, such as the 
wavelet transform, aim to reduce the amount of information while attempting to 
preserve image quality. The operation works by processing the image as an array, so 
that the Smart Pixel architecture may exploit this physical connectivity and 
organisation.  Figure 1 shows the functional elements of the operation, which includes 
motion compensation, image transformation, and coding. 
Near User Remote User 
compressed data transmitted over 
heterogeneous communications 
networks 
FIGURE 1 FUNCTIONAL ELEMENTS OF THE MOBILE MULTIMEDIA COMMUNICATOR 
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The Smart Pixel paradigm intends to provide a method of image capture and display 
using aspects of the same circuitry to perform both functions in a large, locally 
connected array. 
1 .2 SMART PIXEL ELEMENT 
Figure 2 shows the architecture of a smart pixel that, when configured in an array, is 
capable of performing the forward and inverse 2D wavelet transform. Because the 
wavelet transform and its inverse are symmetrical operations each pixel is capable of 
both image capture and display with very little extra processing circuitry [5]. 
To Abov e 
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Optical I nput 
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F rom Abov e 
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.To 
Right 
FIGURE 2 SCHEMATIC OF SMART PIXEL ARCHITECTURE 
Light is to be converted into electrical energy using a photodetector. The transform 
processing expects the image data to be in digital form, whereas the light transduced 
by the photodetector is in an analogue form. Thus, an analogue to digital converter 
(AID) would be a significant component of the architecture, as one AID is provided 
per pixel . Some basic analogue processing may also be performed to enhance the 
edges of the image, increasing image quality. 
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1 .3 LIQUID CRYSTAL OVER SILICON 
In order to have the capture and display elements coexist on the same substrate the 
Smart Pixel uses liquid crystal over silicon (LCOS). Liquid crystal (LC) displays use 
alignment of crystals to block or transmit polarised light. Usually a mirror is 
provided to increase the amount of light that is reflected back to the observer. 
Typically LC displays consume little power and have simple driving circuitry. These 
features make them suitable for the Smart Pixel. 
It is proposed that the Metal-3 layer will be used to form the mirror over the circuitry 
see Figure 3. The mirror will not be able to obscure the photodetector. Increasing the 
ratio of mirror area to photodetector area increases the contrast ratio. 
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· • · • · • • • • • •  .. ·Circuitry 
Electronic 
Interconnect to 
Neighbours 
Global 
Control 
Metal-3 
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FIGURE 3 SCHEMATIC OF SMART PIXEL LAYOUT 
SOS is comprised of the mirror and associated driving circuitry bathed in non­
iuctive LC material. Posts are to be used to separate this liquid from a sheet of 
'lat has a conductive ITO (Indium Tin Oxide) coating (Figure 4). 
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FIGURE 4 CROSS-SECTION OF LCOS TECHNOLOGY 
The LCOS circuit is then completed by the addition of the low-current driver 
circuitry that can supply a digital signal to form the image by the modulation of the 
relevant metal areas that, collectively, will form a grey-scale image. 
1 .4 IMAGE DISPLAY AND CAPTURE LENS 
Because the image capture and display operations are physically interleaved a lens 
for image capture and display share the same optical path a novel lens structure will 
need to be developed. As shown in Figure 5 the integrated lens structure based on 
concentric compound lenses is comprised of a central region which is the display 
lens (a) while the peripheral ring forms the detector lens (b). 
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FIGURE 5 NOVEL INTEGRATED LENS STRUCTURE 
1 .5 AREAS OF RESEARCH 
The research presented here concentrates on firstly enhancing the perception of edges 
using analogue pre-processing in a locally connected configuration and secondly 
providing the function of analogue-to-digital conversion which is performed on the 
edge-enhanced intensity quantity. Figure 6 shows the placement of these components 
in the smart pixel . 
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FIGURE 6 SCHEMATIC OF SMART PIXEL SHOWING AREAS OF RESEARCH COVERED 
1 .6 CONCLUSIONS 
This section gave an overview of the Smart Pixel and the Mobile Multimedia 
Communicator. Areas of interest to researchers were discussed, with two subcircuits 
of the Smart Pixel being identified for the research contained in this thesis. 
Whilst the operations of edge enhancement and analogue-to-digital conversion are 
dissimilar, the application dictates that they share common constraints. The use of 
neuron-MOS technology goes some way toward addressing a number of issues such 
as compactness and the ability to operate without complex control. 
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Chapter 2 
neuron-MOS 
Technology 
2. 1 INTRODUCTION 
Enhancing the functionality of integrated circuits has primarily been due to the 
reduction of the minimum feature size and the maximum manufacturable chip area. 
There are limitations on the reduction of scale of the available technologies, where 
integrated circuit designers are at the mercy of the foundries upon which they rely. 
An increase in the capabilities of the components of which circuits are comprised 
affords an increase in effective functionality per unit area. 
Classically, integrated circuit design is composed of either analogue or digital 
components . Enhanced functionality may be gained from a device that has the 
characteristics of both. Such a component, that is described as behaving more 
intelligently than a mere switching device, is the Neuron-MOS (Neu-MOS or vMOS) 
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transistor described by Shibata and Omni [ 1]. The name is brought about because of 
its similarity in behaviour to a biological neuron. 
The v MOS transistor may be implemented using conventional discrete components 
using n- and p-type MOSFETs and capacitors. Although simulation results generally 
agree with those obtained using discrete components (ie. 'breadboarding'), there are 
severe limitations in using such a technique to replicate the operation of a VLSI 
circuit. These include the inability to determine the necessary transistor length-to­
width ratios for threshold-critical operations and the effect of input floating-gate 
capacitances on slew rate of the circuit. 
Utilisation of a technology such as vMOS may enable a compact implementation of 
circuit elements such as analogue-to-digital converters [3] and those using analogue 
neural processing, lateral inhibition for example. 
This section gives a survey of the current state-of-the-art in vMOS technology, 
according to available literature. Complete design methodologies for full-custom 
VLSI design and layout of vMOS circuits are not readily accessible, this is due to the 
relatively recent introduction of vMOS and the small number of research groups 
devoted to its application . 
2.2 TECHNOLOGY DESCRIPTION 
vMOS technology gives a flexible configuration for an inverter that allows operation 
dependent on the status of a set of inputs, each of arbitrary weighting. The 
configuration is similar to a standard CMOS inverter, but extends the gate region, to 
which a capacitively coupled set of inputs is applied. Each input gate is of an area, 
and hence capacitance, proportional to its weighting. Figure 7 shows this 
schematically [ 1]. 
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FIGURE 7 SYMBOLIC REPRESENTATION OF VMOS TRANSISTOR 
Because the operation is using a voltage mode summation, power dissipation is 
minimal. This is in contrast to a current-mode (wired) summation [1] . 
The charge on the floating gate, QF, is dependent on the charge stored between the 
input gates and the floating gate [ 6] 
n n n n 
QF = Qo + 1 (-Q; ) = r ci (</>F - Vi ) = </>F I ci - r civi 
i=I i=O i=O i=O 
(1) 
where C is the capacitance of the th gate and Vi is the voltage applied to the t
h gate. 
Qi is the charge on the i
1h floating gate, Q0 is the charge stored by the capacitance, Co, 
due to the capacitive coupling between the floating gate and the substrate. The total 
capacitance includes this value 
CTOT = rci 
i=O 
(2) 
The inverter changes state once the weighted sum of the inputs, the floating gate 
potential, <PF exceeds a threshold value, Vrn [ 1] 
A-. _ C1v; + C2 V2 + . . .  + Cn Vn 
'rF -
CTOT 
(3) 
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If cj>p exceeds the threshold voltage Vrn then the transistor is turned on. Typically 
V rn is equal to V 00/2. Note that this is the weighted sum, as the capacitances of each 
gate may be varied. y is the floating-gate gain [6] 
c, + C2 + . .. + CN r = -----
crar 
(4) 
The standard design parameter is to have the principle gate as half of the total 
capacitance [7] 
2 .3  vMOS INVERTER 
C, = rCror 
2 
(5) 
This section describes the use of the vMOS technology to achieve an inverter that 
will provide a digital voltage output for a computation performed on the weighted-set 
of voltage inputs. 
The layout of the neuron-MOS inverter is shown in Figure 8. 
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FIGURE 8 TYPICAL LAYOUT OF NEURON-MOS INVERTER 
The symbolic representation is shown in Figure 9 below. 
V1 V2 V3 Vn 
111----1 
Vss r I f I I ! I r Voo 
n-vMOS p-vMOS 
FIGURE 9 SYMBOLIC REPRESENTATION OF NEURON-MOS CONFIGURATION 
The analysis begins with the fundamental operation of the device, where the output is 
determined by the weighted sum of the inputs, compared to the switching threshold. 
The inverter switching threshold is given by 
vDD + ff. ·  v;. + v� 
VJ�V = Iii: + I (6) 
where v* Tn and v* Tp are the n- and p-channel threshold voltages, J3R is the beta ratio 
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/Jn _ (W I L t µn fJR = -
/3 
- (W ! L ) µ p p p 
(7) 
the n and p subscripts denoting the n- and p-channels, µn and µP being the electron 
and hole surface mobilities. For a value of BR equal to unity, equation (6) becomes 
• 1 v: 
• 
VINV = -V + T. 
+ VT 
2 DD 
P 
2 
(8) 
considering the substrate potential, which is not zero for the p-vMOS transistor due 
to the n-well being connected to V00, <pp is modified to 
Icy; + CopVDD 
</> = .2:_i :!.._l ____ _ F CTOT 
(9) 
with Cop, the substrate capacitance of a p-vMOS transistor, being approximated by 
the gate oxide capacitance when the p-vMOS is on, giving the revised relation 
C1V"i + C2V2 + · · · + CnVn v· - Cop · V --------- > INV DD 
CroT CroT 
The threshold of the inverter, as seen from gate 1 of the vMOS transistor is 
(10) 
(l) CTOT ( 
• Cop 
J 
C2 C3 en VINV =c·  VINV - c ·
VDD - z · V2 - z · V3 - · · · - z · Vn ( 1 1) 
l TOT l l l 
Taking v* INV as 
• C0p I VINV - -- · VDD = -yVDD 
CroT 2 
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(12) 
reduces (11) to v*INv= VDD-V2. 
For example, for the three-input circuit in Figure 10, the switching threshold is 
(I) _ 1 ( ) VINV - VDD - - 2 · Va + vb 3 
( 13) 
showing how v<1J 1Nv can change due to the states of the control signals Va and Vi. 
This technique is used to achieve the Soft-Hardware Logic Circuit as described by 
Shibata and Ohmi in [6], analysed later in this thesis. 
v, � c, 
v, 4 c, 
vb . H cb Con 
Voo 
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1 
C = - ,CTOT a 3 
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Cb = 6 ,CTOT 
FIGURE 10 CAPACITANCES PRESENT IN NEU-MOS CIRCUIT 
2 .4 VARIABLE THRESHOLD INVERTER 
The problem of creating inverters with a number of different threshold voltages in 
the same design is either the requirement of varying the doping levels of channel 
'�ions, which complicates the manufacturing process, or by providing a resistive 
1ge divider, which consumes power constantly. Another method involves 
_,anging /JR, but the range of switching voltages available using this method is 
limited. Indeed, modification of /3R is invaluable in being able to make fine 
adjustment of the switching threshold. Instead a variable threshold vMOS transistor 
can be configured by adjusting the capacitance sizes of the gates. Figure 11 shows a 
- 3 1  -
diagram of a variable threshold inverter, which has three input gates, the first is 
connected to the input, the second is connected to the supply rail and the third is 
connected to ground. Alternatively, the same effect may be gained by combining the 
latter two gates into a single gate and attaching to a voltage in the range of [O,V00] 
volts. In this case the computation of the voltage and gate size is different. 
Connecting two gates to either of the supply rails addresses the difficulty of 
supplying a variety of arbitrary voltages in a VLSI circuit. 
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FIGURE 1 1  VARIABLE THRESHOLD INVERTER 
The floating gate potential diagram in Figure 12 shows the potential of the floating 
gate, and is used as a design aid . The state of the inverter is determined by the 
relationship of the heavy line (floating gate potential) and the inverter threshold line 
(typically V00/2). The base line is when the principal gate voltage is varied from O to 
V00 as the other gates are held at zero. If the gate potential is above the threshold 
line, then the inverter is considered to be in the 'on' state. 
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FIGURE 12 FLOATING GATE POTENTIAL DIAGRAM 
Figure 12, above, shows how adjustments may be made to gates 1 and 2, again with 
the assumption that the capacitance of gate 1 is half of the total capacitance [7]. 
Because this method relies on the ratio of capacitor sizes, and VLSI fabrication 
defines minimum feature sizes, and hence a minimum capacitance, a large disparity 
in capacitor ratios will result in a capacitor occupying a large chip floor area . 
By modifying the voltage applied to the second gate from a value other than V DD, the 
threshold can also effectively be altered. Note that this will also change the output 
voltage swing, which may be a problem in using a series connection of these devices. 
2.5  SIMULATION OF NEURON-MOS CIRCUITS 
Neuron-MOS circuits are simulated by configuration of the circuits as n-MOS and p­
MOS transistors, in series to ground from the supply rail with the output being 
derived from the centre of the pair . The gates of both transistors are connected. 
Standard SPICE capacitors are used for the floating gate capacitances, with one 
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(common) node connected to the transistor gates, the other being connected to the 
inputs of the vMOS subcircuit. A typical SPICE subcircuit is listed below for a two­
input vMOS inverter: 
0 SUBCKT  NM_2 IN1 IN2  OUT  VDD  VGND  
+{P_L=2U  P_W=4U  N_L=4U  N_W=4U  GCAP1=1P  GCAP2=2P}  
M21 VDD  VGATE  OUT  VDD  P_TYPE  W ={P_W} L={P_L} 
M22  OUT  VGATE  VGND  VGND  N_TYPE W={N_W} L={N_L} 
C1 IN1 VGATE {GCAP1}  
C2  IN2 VGATE {GCAP2}  
RNM_2 VGATE VGND  1E12 
- ENDS  
By way of explanation, input capacitances for the above subcircuit are by default, 
1 pF for input gate 1 ,  and 2pF for gate 2 .  These values are arbitrary, with the actual 
values chosen dependent upon the design used. The capacitance value is not scaled 
or modified from the values that are chosen using the basic design equations. 
Transistor width-to-length ratios are set to common quantities for a CMOS inverter. 
Transistor models are those that are supplied by the manufacturer for a chosen 
technology. 
Resistor RNM_2 is provided to allow for DC convergence during the initial analysis, 
as it alleviated the need for manually configuring initial operating conditions when 
the DC analysis is disabled. Resistor RNM_2 is set to a sufficiently high value as to 
bleed the charge from the input capacitances very slowly and thus not affect the 
simulation to any appreciable extent. 
2.6 ANALOGUE CONFIGURATIONS 
This section describes the configurations presented in the literature that use vMOS 
technology in the source-follower configuration. The output of the circuit is an 
analogue quantity and is hence termed 'analogue mode'. 
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2.6.1 Source-Follower Configuration 
The output of the vMOS inverter is digital; however, by implementing a 
vMOS circuit using the source-follower configuration then the output may be 
over a range of values that are determined by the input gate voltages and their 
relative weightings. 
Figure 13 shows the diagram of an ideal source-follower, which has high 
input resistance and unity gain. 
V1N 
Vin 
Voo 
RouT= 1 /gm 
VouT • e�--ee-- Vout 
l ss 
FIGURE 13 SOURCE FOLLOWER CONFIGURATION 
This case uses a p-well n-type MOS transistor where the bulk is connected to 
the source, meaning that the body effect does not apply [8, p36] . The value of 
VouT, for both DC and AC is 
VIN - Vour = VGS ( 14) 
For the case where the bulk is connected to ground the small signal voltage 
gain is not unity, but given by 
1 
A = gmb 
V 1 - + _
1_ 
1 
1 +  
gmb 
gmb gm gm 
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( 1 5) 
where gmb is the so-called bulk transconductance from the bulk-input node 
voltage, Vbs, to the output current ids, which is the transconductance of the 
parasitic JFET. The output resistance is 
1 
ROUT = gm + g mb + go 
(16) 
where g0 = 1/r0, which is negligible. An expression for gmb is given in [8,p25] 
g = 2 · K
P
_ W (V - V ) m 2n L GSQ T 
(17) 
The dependence on the width ( W) to length (L) ratio is apparent. V GSQ is the 
gate-source voltage at the quiescent operating point. Vr is the threshold 
voltage, KP is the transconductance parameter and n represents a quantity 
dependant on fast surface states. 
For a MOS transistor driving a resistive load, the output to input is described 
by 
VauT RL 
-- = --
VIN RL + RDS 
(18) 
where Ros is primarily dependent on the width-to-length ratio, and a solution 
is best found using SPICE [8,p39]. The circuit in Figure 14 was simulated 
using SPICE. 
+ 
V2 V1 R1 
1 0k 
FIGURE 14 TEST CIRCUIT FOR VARYING W/L RATIO 
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Then a DC sweep was performed for varying W/L ratios using a minimum 
value of L as IOµm-
1 0 0 0  
2 . 7 0  
1 0 0 
2 .1 0 
I i �: . -------,1 0 
1 . 5 0  
0 .9 
0 . 3  
0 .3 0 .9 1 . 5 0  2 .  1 0 2 . 7 0  
V2 ( v o l ts )  
FIGURE 15 OUTPUT VOLTAGE FOR VARYING W/L RATIO 
For VLSI implementation a particular production technology has a minimum 
feature size. This, in tum, imposes a minimum length for a MOS transistor. 
Thus large W/L ratios are impractical if conservation of area is a 
consideration. Generally the W/L ratio is expressed not as a scalar, but as the 
actual multiples of the minimum feature size available for the chosen 
technology. An example is 4:2 or 4 :4, quoted for the nMOS and pMOS 
transistors respectively in a CMOS inverter pair. The mobility of the substrate 
being the main factor in the ratio decision. 
Although the size of vMOS gates can become a major factor in the overall 
size of an vMOS circuit, the issues of accommodating the transistors in as 
small a region as possible is good design technique. This allows for more 
flexibility in the routing of signal lines and gate geometry. 
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2.6.2 vMOS Source-Follower Configuration 
The analysis of the technology is developed further, now using an n-type 
vMOS transistor with n floating gates, as shown in Figure 16. A resistor that 
is much larger than the on-resistance of the transistor is used as a load in 
series to ground. 
v, ---j 
V2 ---i 
V3
� 
I 
I 
Vn � 
Voo 
n vMOS 
Vour 
R 
FIGURE 16 NEURON-MOS SOURCE-FOLLOWER CONFIGURATION 
The output voltage is then described by the relation 
Vour = </>F - v;H (19) 
Setting the threshold voltage to zero reduces to make Vour to equal to </>F. 
The DC power dissipated is still described by the simple factor of Voul!R, 
however reduction in R degrades the gain and hence the noise margin of this 
configuration. 
If the inputs are digital, described as their status by the variable Xn, and the 
binary quantities are XnE {0, 1 }, then the device may be used to implement a 
DIA converter simply if the capacitances are related by Ci+I = 2-Ci . The 
output of an n input circuit may then be described by 
V = r · VDD (x + 2 · X + · · · + 2n-l · X ) OUT ,.. n , l 2 n 
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(20) 
the quantity r being the floating-gate gain factor as described by equation 
(4). 
To address the issue of the static power dissipation due to R, a 
complementary structure can be used. Instead of the resistance R, a p-type 
MOS transistor is used as an active load (Figure 1 7). 
V1 � 
V2 � 
V3 � 
I 
I 
I 
I 
I 
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Voo 
n v MOS 
VolJT 
P v MOS 
FIGURE 17 USING P-TYPE MOS TRANSISTOR AS ACTIVE LOAD 
Speed of operation, stability and noise margins are increased by the circuit 
conducting DC current [ 6]. The trade-off between performance and static 
power dissipation must be addressed if an array of such devices is to be 
constructed, or power is a major consideration. 
To illustrate the operation of the vMOS source-follower configuration, the 
circuit in Figure 1 7  was simulated using SPICE. The power supply value of 
3V was chosen, however the operation is similar for a 5V supply. Transistor 
width-to-length ratios similar to those that are used in many VLSI 
implementations are used. A number of devices and transistor width-to-length 
ratios were simulated, all yielding very similar results. The parameters chosen 
in the design of such a circuit are chosen with concern for the expected 
current and space available to a particular application. 
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FIGURE 18 INPUT/OUTPUT CHARACTERISTIC IN SOURCE-FOLLOWER CONFIGURATION 
In Figure 18 a ramp function (trace 1) was input to a single-gate vMOS 
device, the output is shown as trace 2 .  The voltage drop across the source­
follower shows a fundamental difficulty in using the vMOS device in the 
source-follower mode. A slightly different interpretation may be made, 
however, when using the inputs digitally. 
A SPICE simulation was conducted using the scheme in Figure 17  for a 4-bit 
DI A converter . The gate sizes were (2, l ,0.5,0 .25)pF, with digital inputs 
(Vi=V00=3V). The results are shown in Figure 19. 
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FIGURE 1 9  OUTPUT OF DIA CONVERTER 
It can be seen that the output for several of the input codes remains at zero, 
thus the circuitry dependent on the output of the source-follower may need to 
account for this. The limitation is primarily on the output range, which is not 
full scale. Connection to further vMOS circuits need as large an input sweep 
as possible to reduce the effects of noise and to allow a large input voltage 
swing to maximise switching efficiency. 
2.6.3 Schmitt Trigger 
To illustrate the large variety and flexibility of vMOS circuits a bistable 
circuit may also be configured. The Schmitt trigger is a circuit which exhibits 
hysteresis. Classically this may be configured using an op-amp, with positive 
feedback as shown in Figure 20 [9, p864ff].  
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V1N 
V+ 
+ 
Vo 
FIGURE 20 BISTABLE CIRCUIT 
The transfer characteristic is shown in Figure 21 . 
Vo 
� ------ L � � J• � .. + 
,i, VLH V1N 
VHL 0 
• 
L _----- - -,Ir -.. .. .. 
FIGURE 21 SCHMITT TRIGGER TRANSFER CHARACTERISTIC. 
The transfer characteristic is obtained by using superposition of the linear 
circuit formed by R1 and R2, the voltage v+ is expressed as follows 
R2 RI v+ = V;n . + Vo · --R1 + R2 RI + R2 
(21) 
When the circuit is in the positive stable state where VO = L+, the cases where 
Vin is positive cause no change in output. If Vin is made sufficiently negative, 
that is, makes V+ less than zero, the circuit will trigger. The low voltage 
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threshold is thus found by substituting in (21) for VO to be L+, v + to be zero 
and Vin to be the threshold voltage itself, VHL, giving 
Ri V = -L · -HL 
+ R 2 
(22) 
The same is true when in the lower threshold region, to find the upper 
threshold voltage the values substituted in (2 1) are V0=L, V+ to be zero and 
the voltage at which switching from low to high (VLH) occurs to be Vin, 
yielding 
VLH = -L - �  
R2 
(23) 
The circuit is termed 'non-inverting' because a positive trigger signal 1s 
needed to switch it to the positive stable state. 
Figure 22 shows a Schmitt trigger that is configured using a vMOS inverter 
coupled to a standard CMOS inverter. This inverter is used to provide the 
correct logic to the input of the vMOS gate, and to improve the drive 
capability of the circuit [ 10]. This is analogous to the positive feedback 
representation shown in Figure 20 . 
vdd 
V,a � 
X Vo 
FIGURE 22 NEURON-MOS SCHMITT TRIGGER 
The operation of this circuit is described by the relation 
- 43 -
C
in . V _!;_ . V > v· C in + C o - TH 
TOT TOT 
(24) 
With V0 being the inverter output voltage, v*rn being the vMOS inverter 
threshold, Cror being the sum of the capacitances of the input gate (Cin) and 
the feedback gate (C0) .  
The high-to-low switching voltage, as described by (25), is determined by 
consideration of the initial state of the vMOS inverter. This is with the input 
held to ground, causing a high output. The standard inverter thus has a low 
output, giving all inputs to the vMOS inverter as ground. 
v = cTaT . v· 
LH 
C. TH m 
The high-to-low switching voltage is described by (26). 
V = CTOT . v· - Co . V HL 
C. TH C
. dd 
,n ,n 
Subtracting (26) from (25) gives the hysteresis width, (27) . 
co 
VHW = - · Vdd 
cin 
(25) 
(26) 
(27) 
Simulation results presented in [ 10] confirm that the first order analysis is 
very close to those results gained from SPICE. 
Comparison of circuit complexity to the operational amplifier presented as 
the initial example indicates that the implementation of such a circuit using 
vMOS technology is liable to yield reductions in both the VLSI layout circuit 
area and the number of transistors. 
- 44 -
2.6.4 Controlled Gain Amplifier 
Capacitor ratios may be used to control the gain of a vMOS amplifier, as 
discussed in [ 10]. Two methods may be employed, the first using one n­
vMOS and one p-vMOS linear grounded resistor, this is shown in Figure 23 . 
vdd 
� 
V;n --
l 
Vout .-I 
FIGURE 23 NEURON-MOS CONTROLLED-GAIN AMPLIFIER 
After making a number of assumptions relating to switching thresholds the 
operation may be described by (28) . 
V 
cin T7 
out = - - · y in 
co 
(28) 
Another alternative method uses one vMOS inverter with a slightly different 
feedback configuration, this is shown in Figure 24. 
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vdd 
V;n 
Vout 
FIGURE 24 ALTERNATIVE NEURON-MOS CONTROLLED GAIN AMPLIFIER 
A special case is where Cn = C0, which is an inverting analogue buffer 
circuit . This has linearity that is independent of transistor parameters [ 10].  
This circuit is  used in the lateral inhibition circuit, which is described later in 
this thesis. 
2.7 SEMI-ANALOGUE IMPLEMENTATION 
This section gives examples of how some common digital functional elements may 
be implemented using vMOS. This section is part of the progression from using 
vMOS in a purely analogue mode, such as the source-follower configuration, into 
providing digital functions . The term semi-analogue is used to distinguish the 
operation of these circuits, which perform operations on analogue quantities outside 
of the vMOS device, yet yield a digital result from digital inputs . 
2.7.1 Common Digital Functions 
Digital functions may be simply implemented using the scheme shown in 
Figure 25 . Inclusion or omission of the variable threshold inverter ( 'A'), is 
dependent on the presence of a discontinuity in the floating-gate potential 
diagram, explained later in this section. 
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FIGURE 25 SEMI-ANALOGUE IMPLEMENTATION 
Inputs X1 and X2 are attached to gates 1 and 2 of the DI A converter, which 
have capacitances of C1 and C2 respectively. C2 = 2· C1 , thus <j)p is 
proportional to X 1+2· X2. Adjusting the design parameters of the n and p 
channel vMOS transistors allows the output, VP to be 
VP = - Xl + - X2 DD + - VDD (
1 1 
r 
1 
4 2 8 
X1 and X2 are either 1 or 0. Evaluating all of the possibilities -
x, X2 Vp 
0 0 1/8· Yoo 
1 0 3/8 · Von 
0 1 5/8· Yoo 
1 1 7/8· Yoo 
TABLE 1 THRESHOLD QUANTITIES FOR SEMI-ANALOGUE IMPLEMENTATION 
(29) 
A floating-gate potential diagram may be used to visualise the behaviour of 
such circuits. Figure 26 shows an example of a floating-gate potential 
diagram for an exclusive-or (XOR) gate. 
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FIGURE 26 FLOATING GATE POTENTIAL DIAGRAM OF XOR FUNCTION 
The heavy line represents the variation in the floating-gate potential . The 
inversion threshold of inverter 'A' is %· V00, this is the initial offset of the 
potential. As Vp passes the threshold of inverter 'A', it drops to zero. Below 
is a graph showing the contribution of the two components-
<ll= 
yVoo 
yVoo 
2 
0 
(Xi,X, ) : 
,, " 1 
- - - - -� �  
I ! � I ------- r-------- I - - - - - -
(0,0) (0, 1 )  
Vp 
(1 ,0) 
. • . • • • 
( 1 ,  1 )  
FIGURE 2 7  SEPARATED COMPONENTS OF FGPD OF XOR FUNCTION 
The dotted line represents the contribution of the variable threshold inverter 
and the heavy line shows the increasing V p. The dashed line is the total 
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floating gate potential. Examining the output states of the inverter shows the 
operation is equivalent to that of the XOR function. The floating-gate 
potential diagrams of other logic functions are shown below-
q>F 
yVoo 
yVoo 
2 
0 
(X2,X1) : 
q>F 
yVoo 
yVoo 
2 
0 
(X2,X1) : 
I I 
--------+---------�---------•-------' ' 
(0,0) (0, 1 )  (1 ,0) 
Vp 
FIGURE 28 NANO 
I I 
( 1 , 1 )  
--------1>---------:----------1--------
(0,0) (0, 1 )  
Vp 
, ' 
( 1 ,0) 
FIGURE 29 NOR 
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yVoo 
2 
0 
(X2,X 1) :  
(0,0) 
(0,0) 
(0, 1) ( 1 ,0) ( 1 , 1 )  
VP 
FIGURE 30 AND 
1 
C2 = 2rCroT 
1 
C2 = 2rCror 
Yoo 
(0, 1 )  (1 ,0) (1 ,  1 )  
Vp 
FIGURE 31 OR 
Note that the NAND and OR gates do not have a discontinuity in their 
FGPDs therefore they do not need the variable threshold inverter or the 
floating gate attached to it as shown in Figure 25. 
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2.7.2 Soft-Hardware Logic Circuit 
This configuration [6] extends the semi-analogue method used above so that 
the logic function is dynamically reconfigurable . The circuit uses both the 
source-follower vMOS transistor configuration and the standard vMOS 
inverter . Figure 32 also shows how variable-threshold inverters are used. 
1 1
� 
12
� IT 
2-bit DIA 
Voo 
VA 
Vs 
Ve 
Variable Threshold 
Inverters 
Voo 
V1 
V2 
V3 
V4 
4-lnput vMOS 
Inverter 
FIGURE 32 SOFT-HARDWARE LOGIC CONFIGURATION 
Standard 
Inverter 
The inversion thresholds of the three variable-threshold inverters (A, B and 
C) are equal to VDD-VA, VDD-Vs and VDD-Vc, respectively. The capacitor sizes 
of the 4-input vMOS inverter are 
1 c = - · r ·CTaT I 2 
1 c = - · r ·CroT 2 4 
1 C = c = - · r ·C TOT 3 
4 8 
Other design parameters are: 
v*TN + v*TP = O 
And 
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(3 1) 
BR = 1 
hence v*1 = r-Vm/2. Inputs I1 and h are binary quantities that are converted 
into an analogue voltage by the DI A converter [ 6] 
V, = V · (_!_ · I  + _!_ · I )+ _!_ · V I DD 4 I 2 2 8 DD (32) 
Control signals, VA, VB and V c determine the digital inputs presented to the 
4-input vMOS inverter, allowing up to 16 different logic functions to be 
performed. The values to achieve this are {V A,VB,V c}  = { V4 ,  V4, 1 } ·V00, 
This technique allows an appreciation of the flexibility available when 
combining the vMOS devices in analogue and digital modes. 
2 .8  DIGITAL IMPLEMENTATIONS 
Removing the DI A converter from the above circuit decreases the number of 
interconnects and increases circuit density and speed. This technique uses the 
variable threshold inverter technique. Instead of the single signal input line multiple 
lines are used, and the XOR gate is then connected as shown in Figure 33. 
- 52 -
X2 
Vnn 
Vnn 
- - � 
]I 
C4 I - . 
I 
p 
n 
"-----y------1 
Inverter A 
Vnn 
_ I L P 
L3 I I  �Vout 
I I I  n 
"-----y------1 
Neuron circuit 
FIGURE 33 DIGITAL IMPLEMENTATION OF XOR GATE 
A modified floating gate potential diagram is used to describe the behaviour [7] . But 
this is somewhat difficult to conceptualise, so Shibata's method recommends using 
the original format and then converting it to the modified version. 
It should be noted that the above scheme uses inverter A simply as an element that 
will provide a discontinuity in the potential of the gate at the right (the neuron 
circuit) . One such inverter is needed for every discontinuity in the floating gate 
potential diagram. 
2.8.1 Full Adder Implementation 
As an example of the reduction in complexity that can be achieved using 
vMOS the full adder circuit is presented below. Figure 34 shows a typical 
implementation using standard CMOS. Figure 35 is the same circuit using 
vMOS, where the reduction in the number of transistors used is significant 
[ 1 1]. 
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FIGURE 34 CMOS FULL ADDER 
Voo 
I l t I :> z 
C 
X o  · H  Y o---4" ::+ II • ! 1 o Z  
Co 
GND 
FIGURE 35  vMOS FULL ADDER 
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A notable feature of the vMOS circuit is the low number of transistors, using 
a total of eight, in the form of two normal CMOS inverters and two vMOS 
inverters [ 12] . The circuit design is simplified due to the symmetric nature of 
the operation, that is, the order of the inputs is unimportant to the result . It is 
highly important to note that area is not compared here. There are also many 
non-static implementations of the full adder that are very efficient in terms of 
the number of transistors. The example is mainly illustrative in its 
comparison. 
2.8.2 Multiplier Design 
The operation of multiplication in CMOS can be an area-consuming task that 
is required in, for example, Digital Signal Processing.  This example [ 13] is 
for a one-bit multiplier cell, having inputs 
• a1 and a2, which are to be multiplied, 
• the sum bit Si, and, 
• the carry bit Ci, which are from preceding cells in the multiplier array. 
These are used to calculate the sum and carry outputs, which are Si+ 1 and Ci+ 1 . 
The operation is performed by the logical AND of a 1 and a2, forming a partial 
product, which is added to the sum and carry, bits Si and Ci. Such an element 
is used in the scheme for a binary multiplier, or for the two's complement 
multiplier that is shown in Figure 36 [ 14] . 
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a3 a2 a 1 ao 
p7 p6 p5 P,. PJ 
FIGURE 36 Two's COMPLEMENT MULTIPLIER CONFIGURATION 
The truth table for the circuit is shown in Table 2 .  
a1 a2 Si Ci Si+l Ci+l 
0 0 0 0 0 0 
0 0 0 1 1 0 
0 0 1 0 1 0 
0 0 1 1 0 1 
0 1 0 0 0 0 
0 1 0 1 1 0 
0 1 1 0 1 0 
0 1 1 1 0 1 
1 0 0 0 0 0 
1 0 0 1 1 0 
1 0 1 0 1 0 
1 0 1 1 0 1 
1 1 0 0 1 0 
1 1 0 1 0 1 
1 1 1 0 0 1 
1 1 1 1 1 1 
TABLE 2 TRUTH TABLE FOR ONE-BIT MULTIPLIER CELL 
Two designs are considered. The first, which has some speed, power and 
stability considerations, is shown in Figure 3 7 .  This is just one of the cells in 
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the diagram of Figure 36. Note that an array of such cells is needed for multi­
bit implementation 
Yoo 
a, 
a2 
s, 
Ci+l 
C; 
Yoo 
Si+t 
FIGURE 37 NEURON MOS MULTIPLIER CELL 
This configuration uses approximately 30% of the area of a standard, 
optimised CMOS cell [13]. An improved circuit that uses positive feedback 
and two clock signals is shown in Figure 38. This circuit has improved 
robustness against parameter fluctuations, where only the matching of the n­
MOSFETs having importance. Clock signals <l>c and <l>s trigger the evaluation 
cycle, until which time the output signals are stable. The carry bit must be 
available before evaluation of the sum bit can be conducted. The reference 
voltage can globally adjust the switching voltage, which is used to counteract 
the effects of process variations. 
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Sj 
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Cj+J Sj+J 
Cj+J 
-----
�__:__-=�-FIGURE 38 IMPROVED NEURON-MOS MULTIPLIER CELL 
This configuration results in a 50% larger chip floor area than the previous 
multiplier, which, however, is still an improvement over standard CMOS 
implementations. The speed is comparable to that of the CMOS versions, and 
exhibits less frequency-dependent power consumption [ 1 3] .  
2 .9  THRESHOLD ADJUSTMENT 
Kotani et al. [8] address the possibility of inverter threshold changes by providing a 
so-called 'auto threshold adjustment' .  This operates by switching the floating gate to 
the output terminal when the inputs are switched to either ground or V00 in order to 
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achieve an average for the inputs to VDD/2. This scheme is used primarily for device 
fabrication parameter fluctuations, and complicates the circuit considerably in that a 
previously completely asynchronous circuit now has a reset clock cycle. This method 
is neither redundant nor undesirable however, as the application and setup conditions 
of the vMOS circuit may dictate that the auto-threshold-adjustment is necessary. 
2 . 1 0  CLOCKED NEURON-MOS CIRCUITS 
In [ 1 5] the floating gate charge is initialised via a clock-driven switching transistor . 
This also has the purpose of adjusting the switching threshold, alleviating the 
fluctuations that arise from fabrication. Figure 39 shows a three-input XOR gate 
using two vMOS inverters and six switches, SW1 to SW6. SW 1 - SW3 and SW5 bring 
the input terminals to ground or V DD in order to create an average of V DD/2 on the 
inputs. SW 4 and SW 6 simultaneously connect the floating gate to their respective 
inverter outputs. This biases the inverters at the most susceptible point in the 
transition region. Thus both the floating gate charge and the switching threshold are 
biased optimally at the end of each reset cycle. 
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FIGURE 39 CLOCKED VM0S XOR CIRCUIT 
The scheme is further extendable into the so-called 'pipelined vMOS logic' via the 
inclusion of latches as an intermediate stage between the two inverters. The biasing 
of the inverters leads to a DC path during the reset and evaluation cycles. This is 
addressed by the self-threshold adjustment circuit shown in Figure 40. 
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FIGURE 40 SELF-THRESHOLD ADJUSTMENT CIRCUITRY 
The circuitry connected to the floating gate is a dynamic sense amplifier that is 
commonly found in DRAMs. The vMOS circuit is quote as having an advantage 
over standard CMOS implementations in both power and circuit simplicity [15] . 
2. 1 1  CONCLUSIONS 
This section outlined the theory behind neuron-MOS technology. Visualisation tools 
such as the floating gate potential diagram (FGPD) were discussed. Some limitations 
of the technology were also detailed. 
Part of the application envisaged for the ND converter is in a massively parallel 
array of 'Smart Pixels'. Removing the need for a set of global control signals in such 
an array reduces interconnection complexity. Maintaining an asynchronous nature 
for the smart pixel array would eliminate clock skew for this subcircuit. 
This chapter showed how the use of vMOS can reduce the number of transistors that 
are used in some common digital operations. However, a more meaningful 
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comparison would be based on silicon area required to implement the circuit. But 
this would involve the design of all circuits to be compared using the same CMOS 
process; this, however, is outside the scope of this thesis. There is a lack of 
information contained in the literature addressing this issue. 
The literature which concerns vMOS technology and its application was covered 
with attention to scope and depth. The scarce amount of information on design 
methodology and implementation-specific techniques is apparent from the extent of 
the available literature. 
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Chapter 3 
Analogue to 
Digital 
Conversion 
3 . 1  INTRODUCTION 
Analogue to digital (ND) conversion is the process of quantising an analogue value, 
usually a potential, into a number of digits, usually binary, in discrete time. ND 
conversion is a fundamental signal processing operation, without which the interface 
of digital circuitry to the 'real world' would not be possible . The sheer vastness of 
literature on the subject is testament to the importance of the process of quantising an 
infinitely variable source into a finite range of values. 
In view of the immensity of the task of assessing all of the literature available on the 
topic, this chapter does not attempt to provide an exhaustive survey of the history and 
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development of AID conversion. Instead, the types of AID converter that are 
available, as well as the current state-of-the-art of the literature concerning AID 
conversion are presented. This provides a basis upon which the novel AID converter, 
which is the topic of the research, may be compared. 
3 .2 PERFORMANCE SPECIFICATIONS 
The accuracy of an analogue-to-digital converter (ADC) is the maximum sum of all 
errors, including the quantisation error . The sources of error and the performance 
specifications are listed below [ 16] . It should be noted that neither the literature nor 
commercial AID converters do not quote all of the figures listed below. Rather, a 
selection of, perhaps, 'favourable' figures of merit are given. Nevertheless, certain 
figures are fundamental to the operation, these are resolution, speed of conversion 
and linearity. 
3.2.1 Resolution 
This is the smallest incremental change in input that can cause the output to 
change to the next adjacent code. An n-bit ADC can resolve 1 part in 2n . The 
general case is that the resolution is not exceeded by errors that would corrupt 
more than Yz the least significant bit. Another general rule is that with 
increasing resolution, the slower the rate of conversion and the greater the 
expense. 
3.2.2 Quantising Error 
If an ADC had infinite resolution then the numerical values of the output, for 
all given inputs possibilities, would resemble a straight line when plotted. 
ADCs have a finite resolution (as a design parameter), and thus will deviate 
from this line. It is desirable to have the ADC output offset by Yz LSB, as 
shown in Figure 41 [ 16] . 
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FIGURE 41 QUANTISING ERROR IN AID CONVERTERS 
3.2.3 Scale error 
The difference between the actual input voltage at full scale and the actual 
full-scale output code. A loss in dynamic range is experienced for AID 
converters that do not achieve full scale output for a full scale input. 
Conversely, for circuits which cannot account for the case where the full 
scale output is exceeded for a less than full scale input then 'dead-zones' 
exist, and the effect of noise is increased. 
3.2.4 Offset error 
Also referred to as a zeroing error, this is the required voltage change to get a 
zero value reading when the input is at the minimum. This is expressed as a 
percentage of full scale or a fraction of LSB. 
3.2.5 Hysteresis error 
A dependence on the direction of voltage swing for output code change. This 
error should not exceed Yz LSB. 
3.2.6 Linearity 
A measure of how the transfer characteristic differs from a linear slope. This 
does not include quantising, zero, or scale errors. This error, when quoted, is 
in addition to quantising or resolution errors. 
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3.2. 7 Monotonicity 
If an ADC is monotonic then it will not change the direction of the output 
slope for an unchanging input slope. For example, if the input is increasing 
linearly then no codes are present at the outputs that decrease from a previous 
code. 
3.2.8 Temperature coefficient 
Every specification other than design specifications is potentially affected by 
temperature variation. 
3.2.9 Long-term drift 
This is a result of changes in characteristics due to aging of components. 
Most commonly affected parameters are linearity, monotonicity, scale and 
offset. 
3.2.10 Supply rejection 
The ability to withstand changes in supply voltage fluctuation. This figure is 
represented by a percentage change of full scale at room temperature. 
3.2.11 Conversion rate 
The number of conversion per second for repetitive calculations. The time 
taken for conversion may be either independent or dependent on the input 
voltage swing between conversion instants, this is a feature of the ADC 
technology chosen. The conversion times should be measured at full 
resolution. 
3.2.12 Input impedance 
The load the ADC places on the input source. 
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3.2.13 Output drive capability 
The driving capability of the digital outputs. This may be given as a current, 
or voltage into a given load. Another method is the number of standard TTL 
loads that may be driven. 
3 .3  OUTPUT CODES 
The application may dictate the desired format of the digital output word. The 
configuration of the ND converter may also influence the output word format. The 
expense of arranging the circuit to provide a certain type of output code may make 
the circuit unsuitable for a particular application. The possible codes are -
3.3.1 Natural Binary 
This is where zero signal is represented by all O's and full scale is all l 's. This 
is shown in Figure 42. This format is most suitable for applications that 
require positive quantities only, or those that involve only a single rail power 
supply. 
1 1 1  
1 1 0 
1 01 
1 00 
:J 
.9- 01 1 
:J 
01 0 
001 
000 
I I 
50% FS 1 00% FS 
Analogue Scale 
FIGURE 42 NATURAL BINARY AID CONVERTER REPRESENTATION 
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3.3.2 Complementary Binary 
The inverse of natural binary. Full scale is all O's and zero signal is all l 's 
output. This type of code is only included in this section for completeness, 
where the possible applications are those that involve a separate ND 
converter for negative quantities or those that need negated values. 
3.3.3 Binary Coded Decimal (BCD) 
Four binary digits are used to represent one decimal digit. This is used in 
systems where the output is intended for direct decimal digit output. The loss 
in resolution from using BCD instead of binary increases as more digits are 
resolved. The use of BCD is not entirely incompatible with microprocessors, 
as a BCD arithmetic mode is often available. However, the configuration of a 
circuit that can produce BCD without an intermediate result that is normal 
binary is not covered by the literature. 
3.3.4 Offset Binary 
The scale is offset by Yi full scale in order to represent positive and negative 
values. The maximum negative number is all O's; zero scale is a leading 1 
followed by all O's; and full positive scale is all l ' s. Refer to Figure 43 for a 
representation of this scheme. 
3.3.5 2's Complement 
This scheme involves the representation of positive values results in standard 
binary, but negative values are represented by quantities that exceed 2n- 1 , n 
being the number of bits resolution. To get the 2 's complement form of a 
number that is intended to be negative, the individual bits forming the 
positive-binary representation of the word are inverted and then the quantity 1 
is added. To add two 2's complement numbers, whether positive or negative, 
a simple binary numerical addition is used, yielding a correct result. Thus the 
code segment concerned with the addition does not need to differentiate 
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between positive and negative numbers . This scheme is compared to others in 
Figure 43 . 
01 1 01 1 1 1 1  
0 1 0  0 1 0  1 1 0 1  
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1 1 0  1 1 0 0 1 0  
1 1 1  1 01 00 1 
I 
I 
I 
I 
1 00 000 I I I I I 
I I 
50% FS 1 00% FS 
Analogue Scale 
Offset Binary 
2's Complement 
Sign + Magnitude 
FIGURE 43 ADC OUTPUT CODES 
3.3.6 Sign Plus Magnitude 
This uses the least significant bits to represent the magnitude of the absolute 
value of the signal, with the MSB used to denote the sign . One of the codes is 
'wasted' in providing a 'negative zero', also shown in Figure 43 . The 
advantage to this method is that only one bit needs to be changed for small 
variations about zero. A typical example of an application that may use this 
scheme is a digital voltmeter . 
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3 .4 AID CONVERTER TYPES 
There are a number of types of AID converter [ 1 7]; these are detailed in the 
following sections. The rationale behind choosing one method over another is 
determined by design parameters such as speed of operation, number of bits of 
resolution, desired accuracy and available circuit area. 
3.4.1 Flash converter 
The circuitry performs the conversion in one cycle of operation. This is 
generally the fastest method of conversion. For n bits resolution it uses 2n 
number of comparators. It is usually characterised by high-speed operation at 
the expense of circuit area. The input is fed to all comparators 
simultaneously, the output being decoded digitally. Each comparator must be 
supplied with a precise reference voltage for correct operation, which can be 
provided by a resistive ladder. 
v
�
, V;n . -
2 n comparators 
�-
� -
� t-----f 
� t-----f  
�-
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FIGURE 44 FLASH CONVERTER 
3.4.2 Two-step flash 
V;n 
This type of flash converter is divided into two stages for fine and coarse 
conversion. The first, coarse conversion stage, resolves the most significant 
bits. This result is then converted into an analogue form suitable for 
conversion by the second stage in the ADC, which resolves the remaining, 
lower order bits. 
Coarse 
ADC, 
Bn-1 to Bn-b DAC 
FIGURE 45 TWO-STEP FLASH CONVERTER 
Fine 
ADC, 
Bn-b-1 to Bo 
3.4.3 Monotonic ADC 
This converter uses a counter, which is reset to zero at the beginning of every 
conversion cycle, to provide an input to a digital to analogue converter. The 
analogue result of this conversion is compared to the input using a 
comparator. Once the comparator changes state, the counter is halted and the 
result is available as a digital word. This scheme is shown in Figure 46 [ 1 8] .  
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The conversion time for this scheme is variable, being directly proportional to 
the input value. The operation is described in Figure 47. 
0 > 
3.4.4 Tracking ADC 
coincidence 
---------------------
V
input 
--------------- t 
clock 
FIGURE 47 SIGNALS IN MONOTONIC ADC 
The inefficiency of the monotonic ADC is addressed by provision of the 
ability to not only count upwards, but downwards as well. The block diagram 
appears as Figure 48 . 
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The conversion process starts with the counter reset to zero, and an upward 
count initiated. Upon coincidence, which in upward count mode means that 
the DAC output is greater than that of the analogue input, the digital output is 
obtained. The counter is then placed into downward-counting mode, until 
coincidence is again obtained. Coincidence for downward counting mode is 
when the DAC is less than the input. The signals are shown in Figure 49 [ 18]. 
V 
/;)J} 
clock 
UP UL_ 
DOWN ___ __, 
FIGURE 49 SIGNALS IN TRACKING ADC 
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3.4.5 Recursive ADC 
This converter type provides serial data output by using one comparator and 
resolving bits consecutively. This method has simple circuitry but is slow. 
The accuracy relies principally on the ability to continually amplify the 
addition of the I -bit DAC and input voltage by two. Theoretically this 
converter can resolve an infinite number of bits, but is limited due to the 
nature of its analogue processes. 
v� ___C , • "'' !t� =r-
1 bit ADC 
� I  al 
1 bit DAC 
Sample 
and 
Hold 
Serial dig ital output 
FIGURE 50 RECURSIVE ADC 
3.4.6 Successive approximation 
This involves using a number of cycles to provide an increasing number of 
bits of resolution. This method is similar to the recursive ADC, but the entire 
word is available, with a bit being resolved each clock cycle. The resolution 
is limited by the digital to analogue converter stage. The word is available 
throughout the conversion process, increasing in accuracy as the cycle 
approaches completion. Usually the most significant bit is resolved first. 
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3.4. 7 Dual Slope ADC 
This uses an internally generated reference signal compared to the input 
signal, the conversion being a result of the reference signal equalling the 
input [9, p748]. This provides faster conversions for small changes of input 
than for large changes. The input is allowed to charge C through R for a fixed 
amount of time. The control circuit then discharges C via VREF which has a 
fixed slope independent of the input. The time taken to discharge is 
proportional to the charge on C. The counter is clocked until C is discharged 
and provides a digital value which is the result of the conversion. 
Figure 52 shows this scheme. Note that the exact values of R and C are 
unimportant. 
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FIGURE 52 DUAL-SLOPE ADC 
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A single slope version of this circuit is possible, but suffers from the same 
speed penalty as the monotonic converter. Effectively this is the analogue 
version of the tracking ADC. 
3.4.8 Sigma-Delta modulator 
V;n 
This uses an internally generated difference signal to determine the output. 
Feedback of a DAC is used to gain increased converter resolution of an ADC. 
This scheme has no advantage over a dual slope ADC for uncorrelated data. 
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FIGURE 53 SIGMA-DELTA MODULATOR 
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3 . 5  CONTEMPORARY METHODS OF ANALOGUE-TO-DIGITAL CONVERSION 
Contemporary research aims at providing improvements in speed, area efficiency, 
accuracy and precision of the analogue-to-digital conversion process. This section 
covers the methods that have recently been presented in the literature. 
Ogawa et. al. [ 1 9] describe an algorithm for successive ND conversion that uses a 
sample and hold circuit in conjunction with a serial DI A subconverter to generate a 
threshold voltage sequence. The (serial) process of successive approximation is 
exploited by the use of the serial DIA converter, each bit being loaded into it, the 
MSB first, as the conversion takes place. The serial DI A converter is intended to aid 
in a reduction of chip area. This scheme is shown in Figure 54. 
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FIGURE 54 0GAWA'S SERIAL AID CONVERTER 
Control signal S is used to switch between the initial loading of the input voltage into 
Cl ,  and the subsequent operation of successive approximation. Once the conversion 
is complete, S is again pulsed to load the next analogue input value. 
Analogue pre-processing is used in [20] to achieve higher conversion speed. The 
function of conversion is derived from a subranging cell acting as a front end to a 
standard flash AID converter, which is of less bit resolution than the overall circuit. 
The subranging circuit is comprised of a comparator array, a subtracter circuit, 
switch array and a digital encoder. This produces the most significant bits. The 
subtracters are used to relocate the input analogue signal into a range that can be 
converted by the circuitry responsible for the least-significant-bits. This is a flash 
AID converter. Figure 55 shows this scheme. 
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FIGURE 55 SUBRANGING AID CONVERTER 
This implementation achieves 1 1  bit resolution at 20MHz with a 3-bit analogue 
preprocessor and 8 bit fine flash AID converter . 
A two-step flash AID converter using the folding and interpolating method is 
presented in [21] that achieves 70 megasamples per second. This again uses the 
concept of 'coarse' and 'fine' conversion stages. The folding is used to convert the 
input signal into a form that is acceptable to the fine AID converter . This 
implementation uses 3-bit coarse and 5-bit fine conversion stages. The folding is 
achieved by analogue means, but this can introduce nonlinearities in the folded 
signal. This is addressed, however, by using multiple folding amplifiers with 
overlapping linear regions. 
Cyclic AID conversion is used in [22] in a manner that does not require ratio­
matched components, a factor due to the need for a precision reference element. The 
configuration appears simple, Figure 56, but each node must be supplied with one of 
a set of complex control signals. This would be unsuitable for the Smart Pixel as the 
circuit area required by the comparators and the generation of the control signals 
locally would occupy too much chip floor area. 
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FIGURE 56 CYCLIC AID CONVERTER 
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A current mode cyclic AID conversion is described in [23] which does not require 
precise analogue or ratio-matched components. 8 bits resolution at 40kHz is achieved 
in .024mm2 using a .8µm CMOS process. This equates roughly to 190A x 190A. 
A 4-bit AID converter using artificial neural networks has been simulated in [24] . 
This approach takes a large number of iterations to train the neural network (typically 
in the order of 105 iterations) . The complexity of training a large array of such 
converters in the Smart Pixel may prohibit such an approach. 
3 .6 vMOS AID CONVERSION 
For an array as large as the Smart Pixel scheme, power dissipation is an important 
factor . Reducing the number of transistors can also reduce power consumption. By 
exploiting vMOS technology, a dramatic reduction in the transistor count occurs. 
Table 3 gives examples of this [ 12]-
Circuit Conventional CMOS vMOS 
3-bit AID 174 16 
4-bit AID 398 28 
Full Adder 50 8 
TABLE 3 TRANSISTOR COUNT FOR CONVENTIONAL AND IMPROVED vMOS AID CONVERTERS 
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Note that, again, this is compared to conventional CMOS transistor counts, not other 
implementations of non-static CMOS circuits. Shibata and Ohmi [25] present a 3-bit 
flash analogue to digital converter that uses vMOS gates to provide decoding of the 
input signal, this is shown in Figure 57. This circuit uses 16 transistors. 
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Vin 
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T,= l/4·Vnn 
T2= l /2·Vnn 
T3= 3/4·Vnn 
>o--Ao 
FIGURE 57 SHIBATA AND 0HMI'S AID CONVERTER 
Variable threshold inverters (T 1 to T 3) are used to modify the behaviour of the main 
vMOS transistors in relation to the magnitude of the input signal. These inverters are 
constructed using a vMOS transistor with additional gates connected to the supply 
rail (V00) and/or ground to achieve the desired switching threshold. The operation of 
these circuit elements is primarily dependent on the ratio of gate sizes. Due to 
process constraints, a minimum gate size exists for a given technology, thus a 
minimum overall vMOS variable threshold inverter size. As the number of bits 
resolution, n, increases for a scheme such as presented in [25], so the size increases, 
as a 1 :2n-I ratio is always needed for the vMOS transistor connected to the least 
significant bit. This limits the density available to an array of such AID converters in 
VLSI. 
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A scheme presented in [3] uses two 3-bit AID converters to perform a 6-bit operation 
in a hybrid fashion that exploits vMOS in both digital (inverter mode) and analogue 
(source-follower mode) configurations. This method partially addresses the 
logarithmic increase in gate sizes as resolution increases, yet still includes variable 
threshold inverters, albeit with inversion thresholds near to V00/2 avoiding the need 
for large input gates. 
In another vMOS method Shibata and Ohmi in [26] use a high-frequency clock to 
achieve capacitive voltage division. For 4-bit conversion the circuit in 3µm CMOS 
technology occupies 1 .4mm x 1 .0 mm. Scaling this to technology constrained 
minimum feature length gives a geometry of approximately 460A x 330A. 
3. 7 CONCLUSIONS 
This chapter reviewed the common methods of performing analogue-to-digital 
conversion. The contemporary methods presented in the literature are also discussed, 
including a vMOS A/D converter . One of the characteristics of an AID converter is 
the silicon area it occupies when implemented in VLSI. The literature generally does 
not contain size information for many converters. This is due, in part, to the fact that 
AID converters are mainly fabricated as a single circuit ( or collection of AID 
circuits) on a chip. 
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Chapter 4 
Proposed 
Analogue to 
Digital Converter 
4. 1 ALTERNATIVE AID METHODS 
This section presents two novel, alternative, methods of achieving analogue-to­
digital conversion using vMOS technology. 
4.1.1 Introduction 
This section introduces a novel variation of the ND converter presented in 
[27].  Circuit schematics, simulation results, and VLSI layout are presented in 
order to assess the suitability of the circuit for inclusion in the Smart Pixel 
array. 
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Two alternative methods of ND converter are discussed.  The first is termed a 
'hybrid' ND converter and is used to illustrate a method of a folding ND 
converter. The second is a simpler method that uses intermediate results to 
progressively resolve the conversion from most significant to least significant 
bit . 
4.1.2 Hybrid AID Converter 
4.1.2.1 
The use of vMOS transistors in a hybrid analogue/digital implementation 
allows reduced interconnections as well as reduced circuit complexity. The 
conventional vMOS flash ND converter uses variable threshold inverters to 
obtain the output bit pattern [12] .  For example the configuration for a 3-bit 
converter has only 16 transistors. However when the word length increases, 
the number of inputs to the vMOS transistors increases logarithmically. By 
using a hybrid AID and D/ A scheme it is possible to maintain low device 
count. 
Circuit Description 
A hybrid scheme that uses two separate ND converters and the principle 
of 'folding' to achieve greater resolution has been described [3]. This is 
illustrated in Figure 58 .  The conversion is performed using two 3-bit ND 
converters . The first for 'coarse' quantising of the most significant bits, 
the second for the least significant bits. This 'fine' resolution AID 
converter operates in a defined range. The input voltage is shifted near to 
Vnn by analogue addition. The variable threshold inverter is exploited to 
simplify the partitioning of ND conversion into 'coarse' and 'fine' 
operations. A floor function is implemented by quantising the input 
voltage and then passing this result to a D/A converter, which is achieved 
by operating the vMOS transistor in source-follower mode [ 1].  The input 
to the 'fine' AID is always within the range (7/8)•Vnn to Vnn. 
- 83 -
Vin 
AID 
Data 
Converter 
AID 
DIA 
FIGURE 58 SCHEMATIC DIAGRAM OF 6-BIT AID CONVERTER 
3 MSb 
The circuit diagram illustrating the concept is shown in Figure 59.  T 1 - T6 
are variable threshold inverters, implemented also in vMOS technology, 
each configured to invert equidistantly throughout the coarse range (T 1 -
T 3) and the fine range (T4-T6). 
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FIGURE 59 6-BIT HYBRID AID CONVERTER 
Simulation Results 
The circuit in Figure 59 was simulated using HSpice. Simulation results 
show that the AID operation is satisfactory for both the fine and coarse 
sections of the circuit, when considered in isolation . Results also show, 
however, that the configuration of the vMOS adder is critical to the 
operation of the fine converter. 
- 85 -
V l 
D i 
l n 
t 
V l 
0 l 
l n 
t 
V l 
D j 
l n 
t 
V l 
D i 
l n 
t 
4.1.2.3 
* 6b1t ad/converter 
3 . 00 2 . 0  1 . 0  o .  ' . . . . 1• ' . '  ·� ' : :_: ' ,J ' ' ' ' �,____: '-------<' � ·, _, J  
3 . 0  
2 . 0  
1 . 0  I f: 
0. �-'--"-�-' lit 
3 . 0  :-
2 . 0 :-
1 . 0 �  f: I 
3�() :-
I • • • t . • . 1 I I '·  ' ·  I .  I • I · '  .I J I ' ·  1 .  1i:t 
2 . 0 :-
1 . 0 �  f: 
0 ·.200 . ou 225 . 0u 250 . 0u 275 . 0u 300 . 0u 3�5'.o� 3�0'. o� i75'. o� 
' · 
4i . ou 
402 . 0u 200 . 0u time l l i n )  
FIGURE 60 D/ A CONVERTER OUTPUT 
Figure 60 shows the operation of the 3-bit DI A converter section. Output 
zero-offset may be adjusted as needed by modifying the size of the 
grounded gate. It was observed that the operation of the AID converters is 
aided by reduction of the linear operating regions of the p- and n-type 
transistors. As the gate potential varies primarily in this region, and its 
variance is inversely proportional to the number of gate capacitors, a limit 
to the number of input gates exists due to the reduced noise margin 
typical of such configurations. 
Limitations of the Technique 
The situation where there is a requirement for a number of variable 
threshold inverters is not completely addressed. The output drive 
capability for the DI A converter is limited, and simulation results confirm 
this by showing incorrect operation once the DI A and fine converters are 
connected. The conclusion that a simple method of providing sufficient 
current to drive the fine conversion stage was unavailable obviated the 
need for an alternative scheme. 
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4.1.2.4 Application to Smart Pixel Array 
The vMOS AID converter may have its aspect of partitioning the fine and 
coarse operations exploited to further reduce the component count for a 
two-dimensional array of image capture elements. The circuit does have 
merit, however, as part of an array where access to the incident intensity 
levels of nearby image capture elements are available. Thus, the coarse 
converter may be shared among a number of elements. 
Figure 6 1  shows how the coarse converter may be shared within a regular 
block of pixels, which need only devote floor space to the fine operation 
and associated, localised, multiplexing circuitry. Dedicating the 
photodetector associated with this coarse converter to a given region may 
introduce blocking effects. Low spatial frequency errors may be reduced 
by interpolation. 
Smart Pixel 
Array 
Coarse AID Converter 
r
t
;{ . I Fine A/D Converter 
� Multiplexed Interconnect 
FIGURE 61 MULTIPLEXING COARSE CONVERTER FUNCTION 
Note that this method does not address changes in the most significant bit 
amongst shared pixels. 
4.1.3 Improved vMOS AID Circuit Description 
The second circuit operates in a different way to the hybrid AID converter by 
resolving the most significant bit (MSB) first and then the lower order bits 
successively, using the result from higher order bits to determine the lower 
order ones. This method effectively performs the DI A conversion for every 
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4.1.3.1 
bit resolved, except that the hybrid technique is modified to exploit the 
voltage addition that is inherent to the operation of the floating gate . 
Description of Operation 
The result from the highest order bit is then added it to the input quantity 
using the floating-gate voltage addition function. This function is 
achieved by using a binary-weighted vMOS inverter. This addition is 
necessary to shift the value of the input to be nearer to the switching 
threshold of the inverter. Note that the shift is purely a translation and that 
scaling is not an intentional feature of the method . Further bits are 
resolved by the addition of more gates to subsequent vMOS inverters to 
accommodate the greater number of more significant bits previously 
resolved. This is represented as a block diagram in Figure 62. 
�----------------------------------------�---... 
Input • �I 
A2 A1 Ao 
FIGURE 62 REPRESENTATION OF CIRCUIT 
As no feedback paths exist a simple transformation affords the diagram as 
shown in Figure 63 . This shows a slightly modified form, in that the 
scaling factors are not shown as being strictly as they are in the circuit 
implementation. 
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FIGURE 63 SIMPLIFIED REPRESENTATION OF CIRCUIT 
This diagram is useful to show that no feedback paths exist, simplifying 
understanding, and that an individual bit need not be concerned with the 
existence or otherwise of lower order bits. This is limited by the driving 
capability of the standard CMOS inverter that is connected to a lower­
order floating gate. This arrangement also highlights the need for 
accuracy of the higher-order bits to reduce the propagation of errors to the 
lower order bits. 
The scheme presented here makes more efficient use of intermediate 
results than the scheme presented in [3] and [25] .  Its operation is based on 
using the AID conversion result of a particular bit to modify the operation 
of all lower-order bits, working to 'fold' the voltage to be near the 
switching threshold. In other terms, the input voltage is adjusted to be in 
the conversion range of the AID converter concerned with the next least 
significant bit . Hence the variable-threshold inverters are unnecessary. 
This scheme is shown in Figure 64. 
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FIGURE 64 PROPOSED IMPROVED AID SCHEME 
The extra inverters between the vMOS transistors are used to improve the 
shape of the output, effectively reducing the range in which the floating 
gate inputs are operating in a non-linear region. The vMOS transistor 
operation in the linear region increases as conversion resolution increases. 
This is due to the floating gate potential variation becoming more reduced 
and confined to the inversion threshold. All inverters are configured to 
have a threshold voltage as close to V00/2 as process parameters allow. 
Deviation from this value affects monotonicity and linearity. The net 
effect is to cause erroneous operation for lower order bit conversions. 
The four-bit AID converter in Figure 64 can be extended further to 
increase resolution, the upper limit of which depends on the ability to 
achieve accurate switching at precisely V00/2. Simulations suggest that 4-
bit resolution is achievable with careful selection of transistor width-to­
length ratios. 
As the resolution increases the device operates closer to the switching 
threshold, thus the noise margin becomes of more concern. The technique 
does not amplify the voltage-translated quantity, and as such the noise 
margin remains similar to that of a standard inverter with an analogue 
input quantity near the switching threshold. 
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4.1.3.2 Classification of Conversion Method 
The classification of the device is complicated by the nature of its 
operation. It is reasonable to describe it as a multi-step folding flash 
converter. The result of the conversion is dependent on the higher order 
bit being resolved before the lower order bit . In this way it is somewhat 
like a successive approximation converter, yet it is also like a flash 
converter because it requires no control circuit, unlike traditional 
successive approximation converters. In another way it is like a folding 
AID converter, where a partial result is modified to fit within the bounds 
of another dedicated lower order AID converter. In this case there are a 
number of such dedicated converters. Because the number of dedicated 
AID converters is equal to the number of bits resolution, the distinction 
between this converter and normal folding converters is grey. 
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4.2 NEURON-MOS VLSI IMPLEMENTATION 
4.2.1 Introduction 
As the aim of the research is to provide a device that may be realised, an evaluation 
of an implementation is appropriate. VLSI layouts were constructed using the public 
domain package MAGIC. The basic circuits that were presented in earlier chapters 
are described again as their VLSI layout counterparts in this section. 
4.2.2 neuron-MOS Inverter 
To gain an understanding of the layout principles the fundamental vMOS 
circuit, the vMOS inverter, is shown in Figure 65 and Figure 66 for two test 
circuits that have different input gate sizes. This is one of the more simple 
configurations to understand. The configuration of a source-follower 1s 
achieved by reversing the power supply connections, V00 and GND. 
The different layers that are created during fabrication are shown as coloured 
regions, as shown in Figure 67. 
GND 
I nput 1 
I nput 2 
Voo 
Output 
FIGURE 65 NEURON-MOS INVERTER WITH EQUAL GATE SIZES 
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FIGURE 66 vMOS INVERTER WITH UNEQUAL GATE SIZES 
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FIGURE 67 LEGEND FOR VLSI LAYER COLOUR CODES 
The layer 'e-cap' is the so-called electrode capacitance that is formed when 
the poly-I layer is overlaid the poly-2 layer . The stated poly-l/poly2 
capacitance is 462aF/µm2• 
4.2.3 6-bit vMOS AID Converter 
The VLSI layout of a 6-bit vMOS AID is shown in FIGURE 68 . Outputs are 
provided at the perimeter of the device for the 6 bits, A5 to Ao, which range 
from the most significant bit (MSB) to the least significant bit (LSB) 
respectively. 
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FIGURE 68 VLSI LAYOUT OF 6 BIT AID CONVERTER 
The circuit is ideal for VLSI implementation because of its scalable nature. 
The rectangular outline and high density provide for efficient area utilisation. 
The layouts for 4-bit, 5-bit and 6-bit versions are of similar geometry. 
The number of transistors for the improved scheme is less per-bit resolution 
than extensions of the Shibata and Ohmi's method as shown in Table 4. 
RESOLUTION SHIBATA & IMPROVED 
(BITS) OHMI vMOS 
METHOD METHOD 
3 16  1 6  
4 28 22 
5 48 28 
6 84 34 
TABLE 4 COMPARISON OF NUMBER OF BITS RESOLUTION VERSUS TRANSISTOR COUNT FOR 
CONVENTIONAL vMOS METHOD VERSUS IMPROVED vMOS METHOD. 
The layout for a 4-bit AID converter is presented in [27] . This scheme can 
also be extended linearly in the horizontal direction, at the expense of a small 
amount of unoccupied chip area . 
4.2.4 SPICE Extraction from MAGIC 
This section discusses the results of the extraction of the VLSI layout into a 
SPICE form. This is accomplished by the MAGIC command : extract  and 
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the UNIX utility e x t 2 s p i c e  to produce the SPICE format circuit file (.sp). 
This is included as Appendix 1. 
The most important feature of the layout is the predicted capacitance for the 
polyl /poly2 capacitors. The file was used to produce the matrix of 
capacitances shown in Table 5.  This shows the size, in femtofarads, of each 
of the capacitors connected to the gates of each vMOS inverter. 
The nomenclature used is that the inverted output of the conversion result is 
denoted as An_inv, where n is the bit that is resolved, which is connected to 
the floating gate of the subordinate bit's vMOS transistor, denoted as An_fg, 
where n is the number of the bit that is resolved as a result of the action of the 
respective vMOS transistor. 
A4_f2 A3 f2 A2 f2 Al f2 AO f2 
Input 45.1 64.8 108 .2 215.7 432.7 
AS inv 22.9 32.7 54.5 107.8 216.2 
A4 inv 16.8 27.3 55.6 107.8 
A3 inv 14.1 28.6 53.9 
A2_inv 14.9 26.9 
Al_inv 13.5 
TABLE 5 CAPACITOR SIZE MATRIX FOR AID CONVERTER 
The circuit was then modified to scale all dimensions by a factor of two in 
order to investigate the relationship between scaling and extracted 
capacitance. This was achieved by doubling all numerical quantities in the 
MAGIC data file, which represented cartesian coordinates of the differing 
regions. The SPICE file of the scaled version is shown in Appendix 2. The 
capacitance table is shown in Table 6. 
A4 fg A3 fg A2 fg Al fg AO fg 
Input 180.2 259.3 432.8 862.9 1730.6 
AS_inv 91.6 130.9 217.8 431.0 865.0 
A4_inv 67.2 109.4 222.2 431.0 
A3 inv 56.3 114.5 215.5 
A2 inv 59.8 107.8 
Al inv 53.9 
TABLE 6 CAPACITOR SIZE MATRIX FOR SCALED VERSION OF AID CONVERTER 
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The relative percentage error that occurs between a capacitor size and its 
lower-order capacitor is shown in Table 7 for the unscaled AID converter. 
This was calculated using the formula shown in (33) . 
t-8 �-Error% = · 100% (33) 
Where Cn is the input gate capacitance of bit n. Thus Cn is expected to be 
twice the size of Cn-I · 
A4_fg A3_fg A2_fg Al_fg AO_fg 
Input 1.5284% 0.9 174% 0.7339% -0 .0464% -0.0694% 
AS inv 2.6786% 0.1832% 3 .0576% -0 .2783% 
A4 inv 3.19 15% 2 .7972% 0.0000% 
A3_inv 4.0268% -0 .1859% 
A2_inv 0.3704% 
TABLE 7 RELATIVE ERROR MATRIX FOR CAPACITORS IN AID CONVERTER 
The relative error matrix for the scaled AID converter is shown in Table 8. 
A4_fg A3_fg A2_fg Al_fg AO_fg 
Input 1.6376% 0.9549% 0.6428% -0.1 044% -0.0347% 
AS inv 2.6042% 0.4570% 3 .0 153% -0.3480% 
A4_inv 2.8419% 2.9694% 0.0000% 
A3_inv 4.2642% 0.0464% 
A2_inv 0.0000% 
TABLE 8 RELATIVE ERROR MATRIX FOR CAPACITORS IN SCALED AID CONVERTER 
Note that the errors are similar, but not equal for the original and scaled 
versions. This section has showed that the area of a capacitor constructed in a 
VLSI layout is similar to expected values, based on relative sizing (i .e. 
number of squares), but fine adjustment of the VLSI layout is necessary in 
order to reduce small variations. 
The technology used was a 2µm Supertex (formerly Orbit), double-poly two 
metal process. The modification of the extracted capacitances assisted in 
improvement of the operation under simulation of the device, in particular the 
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least significant bit, the final values are included in the appendix, as the VLSI 
layout can be adjusted to achieve the same result. The area of the AID 
converter in Figure 68 is 85A x 225A, which translates to 85µm x 225 µm for 
the chosen technology. 
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4 .3  SIMULATION RESULTS 
This section gives details of simulations that were conducted using HSPICE. The 
extracted SPICE file was used, but with modifications made to a small number of 
capacitors that formed inputs to the floating gates of the least significant bits. The 
output of the device was examined for a ramp-input function ranging from zero to 
three volts over 1 OOµs. The duration of 1 OOµs was chosen as it approached the 
fastest conversion rate that could be achieved reliably. 
4.3.1 Analyses of Individual Bit Outputs 
For the purposes of generating diagrams that may compare the actual 
response to the ideal a pulse source was configured for each bit as a 
standalone element. This voltage source was chosen to reflect the expected 
response of an ideal ND converter. 
In each of the diagrams in this section the ramp function is superimposed 
over two traces - the output of the ND converter for a particular bit, and also 
the 'ideal' output waveform. The output trace is indicated by a bold trace and 
the ideal ND converter is included on the same plot as a thin trace. 
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FIGURE 69 OUTPUT OF BIT 5 OF AID CONVERTER 
Figure 69 shows the output of the most significant bit of the AID, denoted as 
bit 5 (of bits 5 through O inclusive). There exists a small 'error' in the 
operation of the device, which is small. It is due to the switching threshold 
not being precisely V00/2. Adjusting the transistor length to width ratio of 
both the n-fet and the p-fet controls the switching point. In this case the W/L 
of the p-fet was 6:3 and the n-fet was 4:2. Manufacturing variations also 
affect this figure, so that even if the precise switching threshold could be 
chosen then the variation in the switching point makes such a method 
unreliable. Because the area devoted to the circuit is of major importance, a 
complex dynamic adjustment method is not considered. Instead, the results 
are presented in a refined but static configuration. The most significant bit 
differs from the lower order bits in that it does not use a floating gate, but is a 
standard CMOS inverter. Nevertheless, the chosen width-to-length ratios 
afford a switching point very close to V00/2 (within 0.01 V). 
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FIGURE 70 OUTPUT OF BIT 4 OF AID CONVERTER 
Figure 70 shows the output for the highest order bit that uses a vMOS 
transistor, bit 4. The switching threshold is also adjusted by selection of the 
width to length ratios of the CMOS transistor pair attached to the floating 
gate. All transistors use the same width-to-length ratios as that for the most 
significant bit. 
For the purpose of the simulation, the floating gate potential needs to be 
initialised to a value of around 0.5V. The cumulative error that propagates 
through to the lower order bits is seen in these plots, where the highest order 
bit introduces an error that may not be removed as more bits are resolved. 
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FIGURE 71 OUTPUT OF BIT 3 OF AID CONVERTER 
Figure 71 ,  the plot for bit 3, shows some errors being introduced that affect 
linearity. Each bit, when considered in isolation, is capable only of showing 
its contribution to the overall circuit non-linearity. The combination of bits to 
form the output word is needed to show lack of monotonicity. 
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FIGURE 72 OUTPUT OF BIT 2 OF AID CONVERTER 
Figure 72 represents bit 2. At this stage, the output does not show great non­
linearity, but the effects of the errors in the higher order bits are becoming 
more evident. 
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FIGURE 73 OUTPUT OF BIT 1 OF AID CONVERTER 
Bit 1 is shown in Figure 73. Increasing evidence of nonlinearity is shown; 
however, switching still occurs for all expected codes. 
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FIGURE 74 OUTPUT OF BIT O OF AID CONVERTER 
Figure 74, shows the least significant bit. At this point, the non-linearity 
introduced by the switching threshold error must not exceed the voltage 
difference for that bit to switch_ The error cannot exceed V nn/2-n volts 
otherwise the code will not occur. The plot shows evidence of incomplete 
switching. Errors propagate through to the lower order bits, and thus the limit 
for this the device in its current configuration has been approached. 
4.3.2 Analysis of Floating Gate Operation 
This section discusses the operation of the floating gates, which assists in the 
understanding of some of the inherent problems associated with the technique 
used. Figure 7 5 shows the potentials existing on each of the floating gates of 
the four most significant bits for the vMOS transistors. The amplitude 
variation can be seen to diminish as the significance of the bit decreases. This 
is due to the increase in the number of input gates, and the operation of the 
converter dictates that the potential shall be kept near to the switching 
threshold. The least significant bits are omitted from this plot for clarity, but 
are shown in Figure 76. 
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FIGURE 76 POTENTIALS OF FLOATING GATES O AND 1 
Potentials that do not span the non-linear region of the vMOS inverter's 
switching region do not effect complete switching. This is generally not a 
problem if the resulting output spans a standard CMOS inverter' s  switching 
region, but the susceptibility to noise is increased if using such a method is 
necessary for correct operation. 
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4.3.3 Power Consumption 
The current drawn from the single power supply is plotted in Figure 77. The 
power, which was computed by multiplying the current drawn by the supply 
voltage of three volts, is shown in Figure 78 . The plots show a somewhat 
steady current draw, but with 'spikes' of current where switching activity in 
the nonlinear regions occurs. 
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FIGURE 77 CURRENT DRAWN BY POWER SUPPLY 
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FIGURE 78 POWER DRAWN BY CIRCUIT 
4.3.4 Analysis of Output Word 
This section analyses the output of the AID converter in terms of the overall 
AID conversion. The individual bits are collected into the output word, which 
is computed by (34), 
y =  1)n , 2
n (34) 
where bn is the binary value of the n
th bit, which is 1 if the output bit exceeds 
a threshold value, or O otherwise. The threshold was assumed to be Voo/2 for 
the purposes of the generation of Figure 79 and Figure 80, the ideal and the 
simulated outputs. The ideal bit outputs are formed using the pulse voltage 
sources. 
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FIGURE 80 NUMERICAL OUTPUT OF VMOS 6-BIT AID CONVERTER FOR RAMP INPUT 
A notable feature of this plot is the existence of 'spikes' which are due to the 
incorrect switching of the higher order bits. The fact that the errors are all 
positive indicates only that the higher-order bits switch lower than the lower 
order bits . 
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The error is plotted in the graph of Figure 8 1  was calculated by subtracting 
the ideal output trace from the actual output trace. The absolute value of this 
error is shown in Figure 82. The narrow, negative spikes are due to the errors 
present in the 'ideal' output characteristic. These errors occur when a zero­
rise-time pulse is interpreted by SPICE as having a plotted rise time of one 
data point, as the data points cannot have two values simultaneously. 
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4.3.5 Standard Performance Specifications 
4.3.5.1 
4.3.5.2 
4.3.5.3 
This section characterises the device in terms of standard performance 
specifications for ND converters. These are derived from a previous chapter 
relating to the issue. 
Resolution 
The resolution is six bits. The fact that not all codes are present in the 
least significant bit is irrelevant. Only the presence of the outputs affects 
this specification. 
Quantising Error 
The quantising error of any 6-bit ND is half of the least significant bit, 
which is 20 log1 0  (0.5/64) = -42.14dB. 
Scale Error 
The device achieves full scale output for a full-scale input, as shown in 
Figure 80. Thus there is no scale error. 
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4.3.5.4 
4.3.5.5 
4.3.5.6 
4.3.5.7 
4.3.5.8 
4.3.5.9 
Offset Error 
All inputs are at zero when the input is at zero and the input rises once the 
missing codes are exceeded, thus the offset error is 0% of full scale. 
Hysteresis Error 
Through simulations the completely static operation of the device was 
observed, and thus there was no noticeable hysteresis error . 
Linearity 
This is difficult to quantify for this device, as large, highly localised, 
errors occur . An appropriate measurement of linearity for this device is 
not immediately apparent. 
Monotonicity 
The device is not monotonic. This parameter is not specified as a quantity 
but as a quality of the converter . 
Conversion Rate 
The quantification of this parameter is highly subjective. It is erroneous to 
apply a square wave of increasing frequency to this device, as this is not 
representative of the correct operation of the device. The device can 
consistently and repeatedly convert a ramp function with slew rate of 
3V/I0µs, with some performance degradation evident above this rate. 
Thus the conversion rate is at least the inverse of this period, which is 
lOOkHz. 
Output Drive Capability 
The device uses standard CMOS inverters to drive the outputs. The 
floating-gate inputs are buffered by a separate standard CMOS inverter, 
thus the drive capability is that of a standard CMOS inverter. 
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4.3.6 Implementation-Specific Analysis 
The application is for quantisation of a sequence of time-varying images that 
is subject to human perception. The performance specifications traditionally 
applied to AID converters may not be totally representative of the perceived 
effects on a captured image. 
The absolute error was integrated to find the total error for the device. This 
plot is shown in Figure 83. The maximum value approximates the total error 
over the device for the entire input range. 
The integration is performed by a summation, as shown in (35), 
t n E = - · L,Y; 
n i=I 
(35) 
where t is the total time, n is the number of data points and Yi is the /h 
absolute error amplitude. 
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From the plot, the value of the integration is 3 1 .2xl f
f6
. Normalising the time 
to one period by dividing the result by l OOx l0-6, gives an average error of 
0.3 12. The maximum amplitude is 64, thus the percentage error is 0.3 12/64 = 
.49%. In decibels this is 20 log10(0.3 12/64) = -46.24dB. This is an additional 
error that is superimposed on the quantising error which is 20log10( 
Yi*(l/64)/64) = 42.14dB. The peak error of the device is considerably greater 
due to the non-monotonicity introducing 'speckles' in the picture. 
4.4 CONCLUSIONS 
This chapter demonstrated through simulation of an extraction of a VLSI layout the 
operation of a novel 6-bit AID converter. The input was subjected to a full-scale 
sweep over 1 OOµs where the operation was verified for all 6 bits . The circuit also 
works successfully at increasing the speed tenfold, with a ramp period of 1 Oµs, 
yielded correct operation for all but the least significant bit. The transfer 
characteristic of the device was plotted. 
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Chapter 5 
Image 
Enhancement 
Operations 
5 . 1  INTRODUCTION 
Lateral inhibition is a biological mechanism whereby neighbouring cells exert 
mutual antagonistic interactions. In vision, this antagonistic mechanism results in 
sharpening of contrast and edge enhancement. Here the implementations of both one­
dimensional and two-dimensional arrays of laterally inhibited neurons are described 
and simulation results demonstrating contrast and edge enhancement are presented. 
This research develops a novel asynchronous implementation of lateral inhibition 
using Neuron-MOS (vMOS) technology 
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For real time image processing, it would be more convenient if some simple 
operations such as contrast and edge enhancement are performed locally at the pixel 
level. This would improve the image quality, and using CMOS based technologies 
the cost and power dissipation of imaging devices would be reduced. Lateral 
inhibition is well suited for focal plane operations . It provides edge and contrast 
enhancement and is based on the principle of local interactions, where adjacent cells 
interact with one another to suppress each other's response to incoming light 
intensity. The lateral inhibition operation may be performed using FETs operating in 
the linear region, but these techniques often draw large amounts of static current 
[28] . The source-follower configuration of vMOS may be employed to implement a 
lateral inhibition circuit for edge enhancement and edge detection . 
Because the technique is relevant to the Smart Pixel project, simulations of 
enhancement operation on images that are of typical size for the application are 
conducted to provide a subjective appraisal of the method. 
5 .2 LATERAL INHIBITION 
Lateral inhibition plays an important role in the processing of sensory information by 
the visual systems of animals. The studies of Hartline and Ratliff in the 1950's 
revealed that inhibitory interactions are exerted mutually among neighbouring 
ommatidia in the lateral eye of Limulus. Hartline and Ratliff described the 
phenomenon by a system of linear equations, once a threshold had been reached [29]. 
For nearest neighbour interactions the Hartline-Ratliff equation is given by 
e; = a ·  I; - K(/(1;_1 ) - �h )- K(/(1;+1 ) - �h )  (36) 
where Ii is the input to the i
th cell, ei is the output of the cell, a is a positive constant, 
Vth is the threshold voltage and K is a positive constant, called the inhibition factor. 
This provides nearest-neighbour interaction. 
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5.2.1 Relationship to Shunting Inhibition 
Shunting inhibition is used to compress the range of input values into a 
smaller range, aiding in post-processing, either in the brain for the biological 
eye, or for computation using an electronic eye. 
The process of lateral inhibition may be adapted to shunting inhibition, where 
the output of a pixel is modified not only by its neighbours' outputs, but its 
resultant value. This gives rise to a differential equation of the form [30] 
de; 
=
 I . - b . e; - k . e; . (eH + e;+i ) dt ' (
37) 
where for cell I, ei is the output, Ii is the input, b is the decay factor and k is 
the inhibition factor. Shunting inhibition may be achieved to a functionally 
similar circuit to lateral inhibition, and is dealt with later in this section. 
5.2.2 Description of Operation 
Figure 84 shows the effect of lateral inhibition on a one-dimensional input 
signal, where the horizontal axis represents the pixels arranged linearly. The 
amplitude of the output of a given pixel is dependent not only upon its own 
incident amplitude, but also on the input values of adjacent pixels. 
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FIGURE 84 lNPUT/OUTPUT CHARACTERISTIC FOR A LINEAR ARRAY OF DETECTORS 
Figure 85 shows the effect of LI on a simple grey scale image. It is clear the 
boundary of the lighter region at the centre is enhanced . 
" .. "' "' ., "' .. ,0 .. ., 
FIGURE 85 ORIGINAL (LEFT) AND ENHANCED {RIGHT) GREY-SCALE IMAGE 
5.2.3 LI Operation in ParalJel 
Computational methods may be employed outside of the sensor array or the 
operation can be performed in parallel on a per-element basis. The operation 
is well suited to the second method as the interactions do not need to extend 
past the neighbouring pixels_ The parallel operation can also be implemented 
using synchronous or asynchronous techniques. The method presented here is 
asynchronous. Good results can be obtained by using the intensities of the 
adjacent pixels as modifiers of the output of the pixel in question, giving a 
first-order equation-
- 116 -
Vaut = a · � + K · (2 · �h - �-1 - �+1 ) 
Where 
• Vout is the output amplitude of the pixel 
(38) 
• Vi is the output of the photodetection subcircuit, in the range of 
[O,Vth] 
• Vth is the maximum amplitude 
• a is the scaling factor for the photodetection subcircuit, realised in 
hardware by modifying the capacitance of the vMOS adder input 
gate. 
• K is the scaling factor for adjacent pixels, also dependent upon gate 
capacitances of the vMOS adder 
5.2.4 Configuration of Interactions 
The operation may be performed by treating the image as an array of discrete 
spatial units (i.e. pixels). Two mechanisms may be used. The first, linear 
lateral inhibition, uses the scaled quantities of neighbouring pixel inputs, as 
well as its own input, to determine an output value. The second, shunting 
inhibition, uses both the neighbouring pixel inputs and their outputs. For 
simple linear lateral inhibition the diagram as in Figure 86. For the one­
dimensional case the functional diagram of shunting inhibition is shown in 
Figure 87, which has feedback added from adjacent pixel outputs. The 
quantities are related to those in (36). 
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FIGURE 87 SHUNTING INHIBITION CONFIGURATION 
5.2.5 Contemporary Hardware Implementations 
The implementation of the operation digitally may be performed using an 
iterative method. In order to reduce the complexity of the control circuit, an 
analogue solution can be used. This reduction is based on the local interaction 
between the pixels in a large array. For a digital solution, the method may 
involve the complete readout of the pixel intensities, then applying repeated 
iterations until a threshold is reached. Although this is effective, the solution 
does not lend itself to the Smart Pixel array, which is concerned with a 
number of control-intensive operations such as filtering and transformation. 
Thus the area devoted to edge enhancement must be minimised as a major 
consideration in choosing a design. 
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A current-mode one-dimensional implementation by Nilson is shown m 
Figure 88 [31]. 
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FIGURE 88 NILSON(ET AL)'S SHUNTING INHIBITION CIRCUIT 
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The circuit uses a four-quadrant Gilbert multiplier, and weighting adjustment 
is static, achieved by adjustment of the sizes of transistors M1 2  and M1 5 • Some 
dynamic weighting control may be made by varying the voltage VG· 
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5 .3 PROPOSED HARDWARE IMPLEMENTATION 
This section proposes hardware implementations for one- and two-dimensional 
arrays of shunting-inhibition pixels. The inputs to the circuit elements are 
photodetectors that are buffered and scaled to the range of [O,VnnJ. Simulations are 
provided to demonstrate the operation of the circuits. 
5.3.1 One-Dimensional Configuration 
This section discusses the lateral inhibition function that is achieved using vMOS 
devices arranged in a one-dimensional array 
5.3.1.1 
5.3.1.2 
Circuit Description 
Two vMOS components are used. The first performs the analogue 
addition of the inputs. The second is derived from the programmable gain 
amplifier presented by Al-Sarawi et . al . [ 10]. The amplification factor is 
very near to -1,  effectively inverting the analogue input quantity. 
From pixel at left 
Photo­
Detection 
From pixel at right---------1 
Vctct 
Pixel Output 
FIGURE 89 SINGLE LATERAL INHIBITION PIXEL 
Simulation Results 
The circuit in 
Vctct 
To Adjacent Pixels 
Figure 9 1  was simulated using SPICE. The SPICE model for a single 
element is described by the subcircuit below: 
- 120 -
, ,  
i 
0 SUBCKT  PIX_2 IN  IN_E IN_W OUT  OUT_NEG  
M1  VPOWER  G1 OUT  OUT  N_TYPE W=4U  L = 4 U  
M2  OUT  G1 0 OUT  P_TYPE W = 4 U  L=2U  
C1 IN_E G1 1P 
C2  IN_W G1 1P 
C3  IN  G1 bP  
R1  G1  0 1E12 
M3  VPOWER G2  OUT_NEG  VPOWER  P_TYPE  W=8U L=2U  
M 4  OUT_NEG  G2  0 0 N_TYPE W= 4 U  L=4U  
C 4  IN  G2  1P 
CS  OUT_NEG  G2  1P  
R2  G2  0 1E12 
V1 VPOWER  O 3V  
- ENDS  
Where the capacitor C 3 can be modified to adjust the amount of 
inhibition that occurs. This was done for a range of values, ranging from 
1 pF to 6pF. These values show a wide range of characteristics, where the 
output function goes from inversion of the original input sequence ( l pF) 
to near edge-detection (2pF) to edge enhancement of both 'bright' and 
'dark' sides (3pF and 4pF) to enhancement of the bright edge only (5pF 
and 6pF). The other capacitor sizes that affect the transfer function are 
1 pF each for the inputs from adjacent pixels, which were kept constant for 
each simulation. 
Intensity inputs were simulated using VDD (3 volts) for pixels 1 to 4 
inclusive, and zero volts for the remaining pixels (5-8 inclusive). Figure 
90 shows the output intensity in volts for the linear array of pixels 
numbered 1-8. 
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FIGURE 90 OUTPUT AMPLITUDES FOR LINEAR ARRAY OF LI PIXELS 
The method of processing the image is to input the intensity values for 
each pixel of an image to each element of an array of inhibition pixels. 
Each circuit is identical and only connected to adjacent pixels. Thus the 
architecture is easily scalable. The SPICE format file is included as 
Appendix 4 
5.3.2 Two-Dimensional Configuration 
5.3.2.1 
The technique of the previous section may be simply modified to 
accommodate two-dimensional configurations. 
Circuit Description 
Extra input floating gates are provided to accommodate the pixels that are 
located adjacent to the pixel in the second dimension. This is shown in 
Figure 91, and has the following interconnections; 
• the input intensity, which in this simulation ranges from Ov to the 
supply voltage, 
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5.3.2.2 
• an inverting output that has a transfer function approximately equal 
to the inverse of the input value, 
• a set of four inputs, which are connected to adjacent pixels in order 
to inhibit the pixel output. 
Photo­
Detection 
From pixel at left----------i 
From pixel at right----------i 
From pixel above 
From pixel below'----------l 
Yctct 
Pixel Output 
FIGURE 91 CONFIGURATION OF EDGE ENHANCEMENT CIRCUIT 
Yctct 
To Adjacent 
Pixels 
This scheme may be applied not only to two- and four-dimensional pixel 
organisations, but also to hexagonal layouts, and those schemes that use 
information from pixels located diagonally. The weightings from the 
adjacent pixels are determined by the relative size of the input gates to the 
vMOS source-follower. 
Simulation Results 
A 2-dimensional array was simulated using SPICE. Input capacitances of 
1 pF for each of the four negating inputs from adjacent cells were used, 
the intensity-input capacitance varied to get different effects. The input 
image was comprised of a bright (3 volts) square applied to the centre 
cells ((3,3) to (6,6)), and Ov for the other inputs. Pixels at the edge of the 
array had their boundary negating inputs tied to their opposit non­
boundary input. 3 volts was the peak input amplitude for the circuit, 
which was supplied power via a 3 volt rail. 
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The output from an 8x8 array of identical circuits produced the following 
results-
1 .5 
0.5 
0 
8 
0 0 
4 5 6 7 
FIGURE 92 NON-NEGATING INPUT OF 6PF - SPICE SIMULATION RESULTS 
The 3D plot in Figure 92 shows the output amplitudes of the array, with 
voltage as the vertical scale. A grey-scale image was generated from the 
pixel intensities, shown at the right of Figure 92. 
The ratio of the sum of the negating inputs to the non-negating input 
varies the amount of enhancement. In Figure 93 the gate sizes for the 
simulation were 1 pF for each of the negating inputs to 4pF for the non­
negating input, giving evidence of a greater degree of inhibition. 
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FIGURE 93 NON-NEGATING INPUT OF 4PF - SPICE SIMULATION RESULTS 
5.3.3 Modelling 
To achieve a simulation in SPICE for an image, which has sufficient 
resolution to represent a photographic grey-scale image the run times and 
resource usage was too prohibitive. A 64x64 pixel image was subjectively 
considered the minimum. This needed a 4096-element array of enhancement 
circuits, which could not be performed using a number of computer 
platforms, which were available. The simplicity of the transfer function with 
no feedback path enabled a simulation in a mathematical modelling 
environment. 
The behaviour of the circuit was determined using SPICE. Two aspects were 
modelled, the first was that of the inverting output function. The input 
quantity was varied over the supply range and then the output examined. A 
61h order polynomial was generated to fit the resulting curve which yielded a 
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high correlation. This polynomial was used in conjunction with a 
mathematical model to generate the inverted output array. 
The input was again varied from Ov to the supply voltage. The output transfer 
function, which works on the values of five sets of inputs (adjacent pixel 
outputs and the 'own pixel' photodetector') for a two-dimensionally 
connected array, was also fitted to a 6th order polynomial . The pixel input 
intensity was multiplied by its weighting factor, which is realised in hardware 
by varying the size of the appropriate input capacitor, and the inverting inputs 
were added and averaged before being applied to the pixel output transfer 
function. This addition and averaging are a feature of neuron-MOS 
technology. 
Figure 94 and Figure 95 show the polynomials fitted to the SPICE data output 
using the mathematical modelling tool. 
Output Characteristic of LI Pixel Element - Non-inverting Output 
2.5 .,-----------------------------------------------. 
2.0 +----- - - - -- - - - - - - - - - - - - - - - - - - - - - - -
y = -0.0564� + 0.5899'1 - 2.36041 + 4.3701� - 3.3037,1 + 0.9049x - 0.0128 
R2 = 0.9998 
1 .5 +- - - - - - - - -- - - - - -- - - - -- - - - - - - - - -7"�-- - - - -j 
1 .0 
0.5 
o oJ:� 
� I 0.5 1 .0 1 .5 2.0 2.5 310 
-0.5 .,.,,_ _________________________________________ __. 
FIGURE 94 MODEL OF SUMMING 0PERATON OF ENHANCMENT CIRCUIT 
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nverting Output 
3.0 r-----------------------------------------------, 
2.5 +--------_;:----------------------------------------1 
y • 0.0408x 5 • 0.3216x4 + 0.9672x3 • 1 .3747x2 • 0.0523x + 2.8368 
R2 • 1  
2.0 L---�
�
-----
1 
1.5 -+-------------------------�---------------------! 
1 .0 +---------------------------------�-=---------------! 
0.5 +-----------------------------------------=-----, 
0.0 -l===--====--==-----------------------------------1 
0.0 0.5 1.0 1.5 2.0 2.5 3.0 
FIGURE 95 MODEL OF INVERTING OPERATION OF ENHANCEMENT CIRCUIT 
5.3.4 Method of Simulating Larger Arrays 
An intensity image was converted to an array of values ranging from zero to 
three, representing volts. This file was then loaded into a mathematical 
modelling package. The first operation was to produce the negated-output 
array, using the model developed in the previous section. These values were 
summed for each pixel, along with the non-negating input (the original 0-3V 
value) and then produced into a final array that was then applied to the output 
transfer function also developed from the model above. 
This procedure was compared to the results from the SPICE simulations for 
an 8x8 array, and achieved high correlation. 
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5.3.5 Intensity Image Results 
This section presents the results of simulations conducted on grey-scale 
images in order to determine the effectiveness of the lateral inhibition circuit 
when implemented using neuron-MOS teclmology. 
The results of performing the operation on a 64x64 grey-scale intensity image 
(Figure 96) were generated with the size of the incident intensity input gate 
being varied. This was perfo1med in order to determine the effects of 
enhancement due to negating/non-negating input gate ratios. 
The first results show the effect of an almost exclusively inverting-input 
dominated picture. The incident intensity has little effect on the output, 
instead the output is a blurred negative image, with each pixel being an 
averaged result of the negated adjacent pixels. Figure 99, Figure 98 and 
Figure 99 show these results for non-negating input sizes of 1, 2 and 3 pF 
respectively. The negating input gate sizes were all lpF. 
FIGURE 96 THE ORIGINAL IMAGE FIGURE 97 NON-NEGATING INPUT StZE OF lPF 
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FIGURE 98 NON-NEGATING INPUT SIZE OF 2PF FIGURE 99 NON-NEGATING INPUT SIZE OF 3PF 
As the weighting increases, the edges are enhanced without the output image 
appearing to be a 'negative' of the original image. The transfer function also 
has the effect of reducing the dynamic range into a median value. Analogue 
hardware processing can address this issue by scaling and translating the 
image to perform the operation of contrast enhancement, note that the images 
presented here are not contrast adjusted unless otherwise stated. 
The image using a 4pF non-negating input is termed the equally-weighted 
image because the sum of the negating inputs is equal in weight to the non­
negating input. 
The following figures show the unadjusted image outputs for 4-, 6- and 8pF 
weightings: 
FIGURE 100 THE ORIGINAL IMAGE FIGURE 101 NON-NEGATING INPUT SIZE OF 4PF 
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FIGURE 102 NON-NEGATING INPUT S1ZE OF 6PF FIGURE 103 NON-NEGATING INPUT SIZE OF SPF 
The 4pF image, Figure 101, has the greatest edge enhancement. This image 
was contrast adjusted using a simple linear scaling and translation yielding 
the results of Figure 104. 
FIGURE 104 THE 'EQUALLY-WEIGHTED' IMAGE, CONTRAST ADJUSTED 
5 .4 CONCLUSIONS 
This section gave details of a proposed hardware method that can perform edge 
enhancement using lateral inhibition. 
A method of asynchronously perfomling edge enhancement was presented. The 
method uses vMOS technology that not only allows a small number of transistors, 
but also operates asynchronously. The circuit works in a completely analogue mode. 
By varying the size of the input gates of a cell, the amount of edge enhancement can 
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be adjusted. The operation of edge detection can be accomplished by selecting an 
appropriate value for these gates. 
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Chapter 6 
Conclusions and 
Future Work 
This thesis described two novel applications of a new technology called neuron­
MOS. Both circuits are involved in the front-end processing section of light input to 
a massively parallel focal plane array. A novel analogue-to-digital converter that is 
area efficient and operates without a control circuit or clock was developed. A circuit 
that performs edge enhancement was also developed. 
6. 1 CONCLUSIONS 
The simulation stage of the research was comprised of two parts, the first being 
concerned with the simulation of the circuits at their simplest. Published results for 
vMOS circuits are usually only concerned with this aspect. These simulations form 
the basis of fundamental designs that will be implemented. 
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The second was oriented toward VLSI extraction of the practical circuits. The 
purpose of these simulations was to determine the areas of concern that may arise 
during manufacture. The theory level simulations do not include the capacitances and 
resistances that may be encountered after circuit layout and extraction to a SPICE 
file. The simulation results that were obtained from the SPICE file extracted from a 
VLSI layout agreed with those of the initial designs . 
The work has achieved the following: 
+ A review of vMOS transistors, including their operation, circuit configurations, 
advantages, limitations . 
+ A review of methods of designing vMOS circuits using the FPGD (floating gate 
potential diagram) . 
+ A review of methods of analogue-to-digital (ND) conversion, the parameters 
used in evaluating ND converters, and the contemporary methods of the 
converters presented in the literature. 
+ The development of a novel, small, low transistor count analogue to digital 
converter . This converter uses vMOS technology. The converter is suitable for 
inclusion in an array of identical Smart Pixel devices. The circuit showed 
successful operation for 6 bits resolution. The VLSI layout of the circuit was 
successfully simulated. 
+ The development of a novel, simple, area-efficient method of providing linear 
lateral inhibition that may be applied at the pixel level in a large array. The 
circuit performs edge enhancement as a result of its lateral inhibition function. 
6.2 FUTURE WORK 
The structures developed in the preceding were sent for fabrication. The technology 
was a Supertex 2µm double-poly CMOS process. This was chosen as it allowed 
economical evaluation of the vMOS devices . 
The vMOS circuit structures fabricated were -
- 133 -
• 6-bit AID converters of two different scalings but otherwise identical, 
• inverters of differing input gate sizes, 
• source-follower, 
• Full adder, and 
• D-latch. 
The limitation of fabricating a large number of test devices on a single chip was the 
number of 1/0 pads that could be accommodated around its perimeter. To alleviate 
this, large areas for metal contacts that could easily be probed using the appropriate 
equipment were implemented to allow better use of the silicon area available. 
A range of minimum capacitor sizes will be yielded from the results from SPICE 
simulations extracted from the VLSI layout editor, and the test results from the 
fabricated devices . These will be used to provide a set of minimum, median and 
maximum scalings for the devices . The overall number of test structures was not 
limited to available chip area, but instead to the packaging available which had 40 
pms. 
The three main topics dealt with in this thesis should be considered for future work: 
that of vMOS in general; the analogue-to-digital converter; and the lateral inhibition 
circuit in both one and two dimensions . 
SPICE simulation procedures require work for this stage and should concentrate on 
the following aspects -
• Investigation of the problems associated with the analogue mode of v MOS 
devices, such as those encountered in [3]. 
• Evaluation of capacitor size effects for the vMOS structures . This includes the 
process parameters such as size and geometry tolerances . 
• The effect of variation in the transistor width-to-length ratios . 
• The effects of noise in the power supply to the circuit. 
• The current-handling ability of the vMOS circuit in source-follower mode . 
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The lateral inhibition circuit may perform shunting inhibition with a small 
modification, that is, to provide a different method of feedback. This is more 
intensive in terms of simulation computations and thus may form the basis of future 
research. 
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Appendix 1 
* HSPICE  f i l e created  f rom  adc6_2 . e x t  - techno l o g y : s cmos  
. o p t i o n  s c a l e = 1u 
mD  Vdd  Input aS_n Vdd p f e t  w= S 1 =3 
+ ad= 3 4 D  pd =306  a s =2D p s = 18 
m1  Vdd aS_n aS Vdd p f e t  w= S 1 =3 
+ ad= D pd =D as =2D  p s = 18 
m2  Vdd aS aS_i nv  Vdd p f e t  w=S 1 = 3 
+ ad= D pd =D as = 2D p s = 18 
m3  Vdd a4_fg a4_nm Vdd p f e t  w=S 1 =3 
+ ad= D pd =D as = 2D p s = 18  
m 4  V d d  a4_nm a 4  Vdd  p f et  w=S 1 =3 
+ ad =D pd =D as = 2D p s = 18  
mS Vdd  a4  a 4_inv  V d d  p f et  w=S 1 =3 
+ ad =D pd =D as = 2D p s = 18 
mb  Vdd  a3_fg a3_nm Vdd  p f e t  w=S 1 =3 
+ ad = D pd =D as =2D  p s = 18 
m 7  Vdd a3_nm a3 Vdd p f e t  w= S 1 = 3 
+ ad= D pd =D as =2D  p s = 18 
m8  Vdd a3 a3_i nv  Vdd  p f e t  w=S 1 =3 
+ ad =D pd =D as =2D  p s = 18 
m9 Vdd a2_fg a2_nm Vdd  p f e t  w= S 1 = 3 
+ ad =D pd =D as =2D  p s = 18 
m1D  Vdd a2_nm a2 Vdd  p f e t  w= S 1 = 3 
+ ad =D pd =D as =2D  p s = 18 
m11  aS_n Input Gnd  Gnd  n f e t  w= 4 1 = 4 
+ ad=2D  pd= 18 as = 4S9  p s =304  
m12  aS aS_n Gnd  Gnd  n f et  w= 4 1 = 4 
+ ad =2D  pd = 18 as = D p s =D 
m13  aS_i nv  aS  Gnd  Gnd  n f e t  w= 4 1 = 4 
+ ad =2D  pd = 18 as = D p s = D 
m 1 4  a 4_nm a4_fg Gnd  Gnd  n f e t  w= 4 1 = 4 
+ ad =2D  pd= 18 as = D p s = D 
m1S  a4  a4_nm Gnd  Gnd  n f e t  w= 4 1 = 4 
+ ad= 2D pd = 18 as =D p s = D 
m16  a4_i nv  a 4  Gnd  Gnd  n f e t  w= 4 1 = 4 
+ ad =2D  pd= 18 as =D p s = D 
m17  a3_nm a3_fg Gnd  Gnd  n f e t  w= 4 1 = 4 
+ ad= 2D pd= 18 as = D p s =D 
m18  a3  a3_nm Gnd  Gnd  n f e t  w= 4 1 = 4 
+ ad= 2D pd = 18 as = D p s = D 
m19  a3_i nv a3 Gnd  Gnd  n f e t  w= 4 1 = 4 
+ ad =2D  pd= 18 as = D p s = D 
m2D  a2_nm a2_fg Gnd  Gnd  n f e t  w= 4 1 = 4 
+ ad= 2D pd = 18 as = D p s = D 
m21  a2  a2_nm Gnd  Gnd  n f e t  w= 4 1 = 4 
+ ad =2D  pd = 18 as = D p s =D 
m22  Gnd  aD_nm aD  Gnd  n f e t  w= 4 1 = 4 
+ ad =D pd = D as = 2D p s = 18 
m23  Gnd  aD_fg aD_nm Gnd  n f e t  w= 4 1 = 4 
+ ad =D pd =D as =2D  p s = 18 
m2 4  Gnd  a1  a1_i nv  Gnd  n f e t  w = 4 1 = 4 
+ ad =D pd =D as =2D  p s = 18 
m2S  Gnd  a1_nm a1  Gnd  n f e t  w= 4 1 = 4 
+ ad= D pd =D a s =2D  p s = 18 
m26  Gnd  a1_fg a1_nm Gnd  n f e t  w = 4 1 = 4 
+ ad= D pd =D as =2D  p s = 18  
m27  Gnd a2 a2_i nv  Gnd  n f e t  w= 4 1 = 4 
+ ad =D pd= D as =2D  p s = 1 8  
m28  aD aD_nm Vdd  V d d  p f et  w=S 1 =3 
+ ad=2D  pd = 18 as =D p s = D 
m29  aD_nm aD_f g V d d  V d d  p f e t  w=S 1 = 3 
+ ad= 2D pd= 18 as = D p s = D 
m3D  a1_i nv a1 V d d  Vdd  p f e t  w=S 1 =3 
+ ad =2D  pd= 18 as = D p s = D 
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m31  a 1  a1_nm Vdd  Vdd  p f e t  w =S 1 = 3 
+ ad=20  pd = 18  as = O p s =O 
m32  a1_nm a1_f g Vdd  Vdd  p f e t  w =S 1 =3 
+ ad =20  pd= 18 as =O p s = O 
m33  a2_i nv  a2 Vdd  Vdd  p f e t  w =S 1 = 3 
+ ad=20 pd=18  as= O p s = O 
CO  Vdd  a3_nm 2 - 4 f f  
C1  V d d  Input  4 - 9 f f  
C 2  a2_f g aS_i nv  5 4 . S f f  
C3  G n d  as  2 - 9 f f  
C 4 Vdd  a 4_f g 4 - 9 f f  
CS  a 1_fg  a 4_i nv  SS . 6 f f  
C6  aO_fg a1_i nv  13 - S f f  
C7  G n d  a2_nm 2 - 7 f f  
C8  V dd  a2 4 . 2 f f  
C9  G n d  a 4  2 - 9 f f  
C 1 0  V d d  a3  3 . 7 f f  
C11  a1_f g a2_i nv  1 4 - 9 f f  
C 1 2  G n d  aO_f g 1 7 - S f f  
C 1 3  V d d  a 1_f g 4 - 6 f f  
C 1 4  G n d  a 4_i nv  4 - 3 f f  
C 1 5  Input  a 4_f g 4 5 - 1 f f  
C 1 6  a3_fg  a 4_i nv  16 - 8 f f  
C 1 7  G n d  a2_f g 19 - S f f  
C 1 8  Vdd  aS_n 2 . 4 f f  
C 1 9  G n d  aO_nm 2 - 7 f f  
C 2 0  a 4_fg aS_i nv 22 - 9 f f  
C 2 1  Vdd  a1  3 . 7 f f  
C22  aO_f g a3_i nv  53 . 9 f f  
C 2 3  G n d  a 4_nm 2 - 9 f f  
C 2 4  V d d  a3_fg 3 - 4 f f  
C 2 5  Input  a1_fg 2 15 - 7 f f  
C 2 6  G n d  a1_nm 2 - 7 f f  
C 2 7  a2_f g a3_i nv  1 4 - 1 f f  
C 2 8  Vdd  as  3 - 7 f f  
C 2 9  a 1_f g aS_i nv  107 - 8 ff  
C30  aO_f g a 4_i nv  107 - 8 f f  
C 3 1  Gnd  a3_nm 2 - 7 f f  
C32  Vdd  a2_nm 2 - 4 f f  
C 3 3  Vdd  a3_inv  2 - 2 f f  
C 3 4  G n d  Input  9 . 4 f f  
C 3 5  a2_fg a 4_i nv  2 7 - 3 f f  
C 3 6  G n d  a 4_f g 8 - 1 ff  
C37  Vdd  a 4  3 - 7 f f  
C 3 8  Input  a3_f g 6 4 - 8 f f  
C39 aO_f g a2_i nv  26 - 9 f f  
C 4 0  Gnd  a2  3 . 8 f f  
C 4 1  Vdd  aO_f g 8 . 9 f f  
C 4 2  G n d  aS_i nv  6 - S f f  
C 4 3  a3_fg aS_inv  32 . 7 f f  
C 4 4  G n d  a 3  2 - 7 f f  
C 4 5  V dd  a2_f g 4 . 2 ff  
C 4 6  Gnd  a1_f g 1 7 - 6 f f  
C 4 7  V dd  aO_nm 2 - 4 f f  
C 4 8  Gnd  aS_n 2 - 8 f f  
C 49  V dd  a4_nm 2 - 4 f f  
C S O  Input  aO_fg 4 32 - 7 f f  
C 5 1  Input  a 4_i nv  4 - 0 f f  
C 5 2  G n d  a1  2 - 7 f f  
C 5 3  Vdd  a1_nm 2 - 4 f f  
C 5 4  Input  a 2_f g 108 - 2 f f  
C S S  a 1_fg a3_i nv  28 - 6 ff  
C56  aO_fg a S_i nv  2 16 - 2 f f  
C 5 7  G n d  a 3_fg 13 - S f f  
C 5 8  aO  G ND  4 . 3 f f  
C59 a1_nm G ND  3 - 8 f f  
C 6 0  a1  GND  3 - 6 f f  
C 6 1  aO_nm G ND  3 - S f f  
C 6 2  a1_f g G ND  1 1 - 8 f f  
C 6 3  a O_f g G ND  22 - 4 f f  
C 6 4  a2  G ND  9 - 3 f f  
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C65 a2_nm G ND  3 , 5 f f  
C66 a3_nm G N D  3 , 5 f f  
C 6 7  a4_nm G N D  2 , 7 f f  
C 6 8  a5_n GND  3 , 1 f f  
C 6 9  a3  G ND  3 , 5 f f  
( 7 0  a4  G ND  2 , 7 f f  
C 7 1  a5  G ND  2 , 7 f f  
( 72  a2_i nv G ND  3 , 7 f f  
( 7 3  a1_i nv G ND  2 , 0 f f  
(74  a 4_inv  G ND  9 , 6 f f  
( 75  a5_i nv  G ND  8 , 1f f  
C 7 6  a3_inv  G N D  8 , 9 f f  
( 77  I n p u t  G ND  15 , 6f f  
( 7 8  Gnd  G N D  3 7 , 8 f f  
( 79  Vdd  G ND  38 , 0 f f  
* *  hsp i c e  s ub c i r cu i t  d i ct i onary  
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Appendix 2 
HSPICE  f i l e  created  f r o m  adc6x2 - e x t  - techno l o g y : s cmos  
- op t i o n  s ca l e =1u  
mO  V d d  Input  aS_n Vdd  p f et  w=8 1 =6 
+ a d=1360  pd= 612  a s= 80  p s =36  
m1 V d d  aS_n as  V d d  p f et  w=8 1 = 6 
+ ad =O pd =O as = 80 p s = 36  
m2 Vdd  as  aS_i nv  V d d  p f et  w=8 1 =6 
+ ad =O pd=O as = 80 p s = 36  
m3 Vdd  a 4_f g a 4_nm V d d  p f et  w=8 1 = 6 
+ ad= O pd=O as = 80 p s= 36  
m 4  Vdd  a 4_nm a 4  Vdd  p f et  w =8 1 = 6 
+ ad =O pd =O as = 80 p s = 36  
mS Vdd  a 4  a 4_i nv  Vdd  p f et  w =8 1 =6 
+ ad = O pd=O a s =80  p s =36  
m6 V d d  a 3_f g a3_nm Vdd  p f et  w= 8 1 =6 
+ ad= O pd= O a s =80  p s = 36  
m7  V d d  a3_nm a3  V d d  p f et  w= 8 1 =6 
+ ad =O pd =O a s =80  p s = 36  
m8 Vdd  a3  a3_i nv  V d d  p f et  w=8 1 = 6 
+ ad =O pd =O as = 80 p s = 36  
m9  V d d  a2_f g a2_nm V d d  p f et  w=8 1 =6 
+ ad= O pd =O as = 80 p s = 36  
m10  Vdd  a2_nm a2  V d d  p f et  w= 8 1 = 6 
+ ad= O pd =O as = 80 p s =36  
m11 aS_n Input  Gnd  Gnd  n f et  w= 8 1 =8 
+ ad =80  pd = 36  a s= 1836  p s =608  
m12  aS  aS_n Gnd  Gnd  n f et  w= 8 1 =8 
+ ad =80  pd= 36  a s =O p s = O 
m13  aS_inv  aS  Gnd  Gnd  n f e t  w= 8 1 =8 
+ ad = 80 pd =36  as = O p s = O 
m1 4  a 4_nm a 4_f g Gnd  Gnd  n f e t  w=8 1 =8 
+ ad= 80  pd= 36 as = O p s = O 
m1S  a 4  a 4_nm Gnd  Gnd  n f e t  w=8 1 = 8 
+ ad = 80 pd=36  a s =O p s = O 
m16  a 4_i nv a 4  Gnd  Gnd  n f e t  w =8 1 =8 
+ ad= 80  pd =36  a s =O p s = O 
m17  a3_nm a3_f g Gnd  Gnd  n f e t  w= 8 1 =8 
+ ad = 80 pd= 36 as =O ps =O 
m18  a3  a3_nm Gnd  Gnd  n f e t  w=8  1 =8 
+ ad = 80 pd= 36 as = O p s = O 
m19  a3_inv  a3  Gnd  Gnd  n f e t  w=8 1 = 8 
+ ad =80  pd= 36 as = O p s = O 
m20  a2_nm a2_f g Gnd  Gnd  n f e t  w= 8 1 = 8 
+ ad =80  pd= 36 as = O p s = O 
m21  a2  a2_nm Gnd  Gnd  n f e t  w =8 1 = 8 
+ ad= 80  pd= 36 a s =O p s = O 
m22  Gnd  aO_nm aO  Gnd  n f e t  w =8 1 = 8 
+ ad= O pd =O a s =80  p s =36  
m23  Gnd  aD_f g aO_nm Gnd  n f e t  w=8 1 =8 
+ ad =O pd =O a s =80  p s =36  
m 2 4  Gnd  a1  a1_i nv Gnd  n f et  w= 8 1 =8 
+ ad =O pd=O a s =80  p s =36  
m2S  Gnd  a1_nm a1 Gnd  n f et  w= 8 1 =8 
+ ad= O pd =O a s =80  p s = 36  
m26  Gnd  a1_f g a1_nm Gnd  n f et  w =8 1 = 8 
+ ad =O pd=O a s = 80 p s = 36  
m27  Gnd  a2 a2_i nv  Gnd  n f e t  w=8 1 = 8 
+ ad =O pd =O a s = 80 p s = 36  
m28  aO  aO_nm V d d  V d d  p f et  w =8 1 =6 
+ ad= 80 pd= 36 as = O p s = O 
m29  aO_nm aO_f g Vdd  V d d  p f e t  w=8 1 =6 
+ a d= 80 pd=36  as = O p s = O 
m30  a1_inv a1  Vdd  V d d  p f e t  w= 8 1 =6 
+ ad =80  pd =36  a s =O p s = O 
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m31  a1  a 1_nm Vdd  Vdd  p f e t  w =8 1 = 6 
+ ad= 80 pd= 36 a s =O p s = O 
m32 a1_nm a1_f g V d d  V d d  p f e t  w=8 1 =6 
+ a d= 80 p d= 36 a s = O p s = O 
m33 a2_i nv a2  V d d  V d d  p f e t  w= 8 1 =6 
+ ad =80 pd= 36 a s =O p s = O 
CO Input  a3_i nv  2 - 4 f f  
C 1  G n d  a1_f g 70 - 3 f f  
C 2  V d d  aO_nm 9 - 8 ff  
C3  Gnd  Input  3 7 - S f f  
C4  V d d  a2_i nv 6 - 3 f f  
C S  a 3  a 4_i nv  2 - 7 f f  
C 6  a2_fg aS_inv  2 17 - 8 f F  
C 7  Input  a 4  2 - 7 f f  
C 8  G n d  aS_n 1 1 - 3 ff  
C9 V d d  a 4_nm 9 - 8 ff  
C10  a1  a3_inv  2 - 7 f f  
C 1 1  a1_f g a 4_inv  222 - 2 ff  
C12  aO_f g a 1_inv  53 - 9 f F  
C13 Input  aO_fg 1 730 , 6 f F  
C 1 4  Input  a 4_inv  16 - 1 ff 
C15 Gnd  a 1  1 0 - 9 f f  
C 1 6  V d d  a1_nm 9 - 8 f f  
C 1 7  V d d  c_n106_n102  2 - 8 ff  
C18  Input  a2_fg 4 3 2 - 8 f F  
C 1 9  G n d  a3_fg 5 4 - 0 ff  
C20  Vdd  a3_nm 9 - 8 f f  
C 2 1  a1  a4_i nv  2 - 6 f f  
C22 a1_fg a2_inv  59 - 8 f F  
C 2 3  I n p u t  aO_nm 2 - 6 f f  
C24  G n d  aS  11 - 8 f f  
C25 V d d  a 4_fg 19 - 6 f f  
C26 a2_nm a3_i nv  2 - 7 f f  
C 2 7  a3_fg a 4_i nv  6 7 - 2 f F  
C28 Input  a 4_nm 2 - 7 f f  
C29 G n d  a2_nm 10 - 9 ff  
C30  V d d  a2  16 - 9 f f  
C 3 1  Gnd  a3_i nv  7 - 0 ff  
C32  a 1  a2_i nv 2 - 6 f f  
C33 a 4_fg aS_inv  9 1 - 6 f f  
C 3 4  Gnd  a 4  1 1 - 8 ff  
C35  V d d  a3 1 4 - 8 ff  
C36  a2  aS_inv  2 - 7 f f  
C37  a2_nm a 4_i nv 2 - 7 f f  
C38 aO_fg a3_i nv 2 15 - S ff  
C39  Input  a3_nm 2 - 7 ff  
C 4 0  a 4_i nv  a3_i nv 2 - 0 f F  
C 4 1  G n d  aO_fg 69 - 8 ff  
C 42  V d d  a 1_fg 1 8 - S ff  
C 43  Gnd  a 4_inv  17 - 1 f f  
C 4 4  Vdd  a 1_i nv 3 - 1 f f  
C 4 5  V d d  Input  19 - S f f  
C 4 6  a2_fg a3_i nv 56 - 3 f F  
C 4 7  Input  a 4_fg 180 - 2 fF  
C 4 8  Gnd  a2_fg 78 . 0 f f  
C 4 9  Vdd  aS_n 9 - 8 ff  
CSO  a1_fg aS_i nv 4 31 - D ff  
C51  aO_fg a4_i nv 4 3 1 - D ff  
C52  a2_i nv  a3_i nv  2 - D f F  
C53 Input  aS_i nv 5 - 2 f f  
C 5 4  G n d  aO_nm 10 - 9 f f  
C S S  V d d  a1  1 4 - 8 f f  
C 5 6  a2_fg  a 4_i nv  109 - 4 f f  
C57  Input  a3 3 - 2 ff  
C58  Gnd  a 4_nm 1 1 - 8 f f  
C 5 9  Vdd  a3_fg 13 - 7 ff  
C60  a 1_nm a3_inv  2 - 7 f f  
C 6 1  a 2  c_3 04_n90 2 - 8 f f  
C62 aO_fg a2_inv  107 - 8 ff  
C63  Input  a1_fg 862 - 9 f f  
C 6 4  a2_i nv  a 4_i nv  2 . 0 f F  
C 6 5  G n d  a1_nm 10 - 9 f f  
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(66 Vdd  aO 7 - 9 f F  
(67  V d d  c_n106_68 2 - 8 f F  
C 6 8  V d d  a s  1 4 - 8 f F  
( 6 9  a3_fg  aS_inv  130 . 9 fF  
( 70  Input  aS_n 2 - 7 fF  
( 71  Gnd  a3_nm 10 - 9 f F  
( 72  Vdd  a2_nm 9 ° 8 f F  
( 73  a1_nm a 4_i nv  3 . 2 f F  
(7 4  V d d  a3_i nv  8 ° 7 f F  
C 7 5  G n d  a 4_fg 32 - S f F  
( 7 6  V d d  a4  1 4 - 8 f F  
( 7 7  a2_nm aS_i n v  2 - 7 f F  
( 78  a3_nm a4_i n v  2 - 7 f F  
C 7 9  a 2  a3_i nv  4 - 7 f F  
(80  Input  a3_f g 259 - 3 f F  
( 8 1  G n d  a 2  15 - 2 f F  
( 8 2  V d d  aO_f g 35 - 8 f F  
( 8 3  Gnd  aS_i n v  26 - 0 f F  
( 8 4  a1_nm a2_inv  2 - 6 f F  
C 8 5  I n p u t  aS  2 - 7 f F  
C 8 6  G n d  a 3  10 - 9 f F  
(87  V d d  a2_fg 16 - 8 f F  
( 8 8  a2  a4_i nv  2 - 7 f F  
( 8 9  a 1_fg a3_i n v  11 4 - S f F  
(90 aO_f g aS_inv  865 - 0 f F  
( 9 1  a1_i nv a3_i nv  6 - 7 f F  
( 9 2  aO  G N D  17 - 0 fF  
(93  a1_nm GND  15 - 3 f F  
(9 4  al  G N D  1 4 - 4 f F  
(95 aO_nm G ND  1 4 - 0 f F  
(96 a1_f g G ND  4 7 - 3 f F  
( 9 7  aO_f g G ND  89 - 6 f F  
( 9 8  a 2  G N D  3 7 - 2 f F  
C 9 9  a2_nm G ND  1 4 . 0 f F  
(100  a3_nm G ND  1 4 - 0 f F  
(101  a 4_nm G ND  10 - 6 f F  
(102  aS_n GND  12 - 2 f F  
(103  a 3  G N D  1 4 - 0 f F  
( 1 0 4  a4  G N D  10 - 6 f F  
( 1 0 5  as  GND  10 - 6 f F  
(106  a2_inv G ND  14 - 8 f F  
( 1 0 7  a1_i nv G ND  8 ° 1 f F  
(108  a4_i nv G ND  38 - 4 f F  
(109  aS_inv G N D  32 - 3 f F  
(110  a3_i nv G ND  35 - 8 f F  
(111  Input  G ND  62 - 3 f F  
( 1 1 2  G n d  G N D  151 - l f F  
( 1 1 3  V d d  G N D  151 - 9 f F  
* *  h s p i c e  sub c i r cu i t  d i ct i o nary  
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Appendix 3 
RUN : N91W  
TECHN OL OGY : SCNA20  
m i crons  
M O S I S  P A R AMETR IC  TEST  RESULTS  
V E N D O R : O RBIT  
F E A T U R E  SIZE : 2 - 0  
I NTR O DUCTI O N : T h i s  r eport  c onta i ns the  l o t  average  r e s u l t s  o b t a i n e d  b y  
M O S I S  
f rom  m easurements  o f  M OSIS  t e s t  s tructures  on  e a c h  w a f e r  o f  
t h i s  f a b r i cat i o n  l o t . S P I C E  parameters  o b ta i ned  f r o m  s i m i l ar 
measurements  on  a s e l ected  w a f e r  are  a l s o  a ttached . 
C O MMENTS : O r b i t  S em i conductor  2 . 0  um n-we l l -
T R A NSISTOR  P A R AMETERS  W/L  N-CHANNEL  P - C H A N NEL  U N I TS 
M I N IMUM  3/2  
Vth  0 - 8 4 -0 - 8 8 V o l ts 
SHO R T  18/2  
Idss  166  -92  u A/um  
Vth  0 - 7 8 -0 . 8 6 V o l ts 
V pt  10 . 0  -15 . 0  V o l t s  
W I DE  50/2  -9 - 0  V o l t s  
I dsO  0 . 1  -2 - 8  p A/um  
L A RGE  18/18  
Vth  0 - 8 1 -0 . 8 7 V o l ts 
V j b k d  1 4 - 7  -15 - 8  V o l t s 
I j  l k  -26 - 2  -3 . 1  p A  
Gamma  0 . 4 7 0 - 92 v "o . 5  
K '  ( U o * C o x / 2 ) 2 8 - 1  - 1 0 . 1  u A / V A 2  
P OLY2  T R A NSIST O RS  W/L  N-CHANNEL  P -CHANNEL  UNITS  
MINIMUM  6/ 4  
V th 0 - 8 4 -1 . 3 4 V o l ts 
SHORT  12/4  
Vth  0 - 8 1 -1 - 32 V o l ts 
L A R G E  36/36  
V th 0 - 8 0 -1 - 3 1 V o l t s 
K '  ( U o * C o x / 2 ) 21 . 2  -6 - 2  u A / V A 2  
C O MMENTS : XL_O RB_SCNA20  
F O X  T R ANSISTORS  GATE  N + A CTIVE  P + A CTIVE  U N I TS 
V th P o l y  >16 - 4  < - 1 4 - 2  V o l t s 
B I P O L A R  P A R AMETERS  W/L  NPN  U NITS  
2X1  2X1  
B eta  86  
V_e a r l y  69 - 6  V o l ts 
V c e , sat  0 . 5  V o l t s 
2X2  2X2  
Beta  77  
V_e a r l y  66 - 2  V o l ts 
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V ce , sat  0 , 2  V o l t s 
2 X 4  2 X 4  
Beta  77  
V_e a r l y  62 , 0  V o l ts 
V c e , sat 1 , 7  V o l t s 
2X8  2X8  
Beta  75  
V_e a r l y  61 , 2  V o l t s  
V c e , sat  1 , 1  V o l t s  
B V c e o  18 , 4  V o l t s  
B Vcbo  2 1 , 2  V o l t s  
B V e b o  8 , 4  V o l t s 
P R O CESS  P A R AMETERS  N + A CTV  P + A CTV  POLY  POLY2  MTL1  MTL2  N_WELL  UNITS  
Sheet  R e s i stance  30 , 1  6 1 , 3  21 , 5  21 , 6  0 , 0 6 0 , 0 3  2 819 
ohms/sq  
W i dth Var i a t i o n  0 , 0 4 -0 , 16 -0 , 4 3 -0 , 29 -0 , 2 7 -0 , 25 
m i crons  
( m easured  - drawn ) 
Contact  R e s i s tance  12 , 2  38 , 2  7 , 2  7 , 3  0 , 0 5 ohms  
Gate  O x i d e Th i ck n e s s  4 06  
angstroms  
CAP ACITANCE  P A R A METERS  N+ACTV  P+ACTV  POLY  P O LY 2  M T L1  M T L 2  N_WELL  U N ITS  
Area  ( s ubstrat e )  136  313  55  2 3  12  2 3  aF/um112  
A rea  ( N+act i v e )  6 5 0  6 2 5  4 5  2 2  aF/um112  
A rea  ( P+act i ve )  6 4 4  6 21  aF/um112 
Area ( p o l y )  462  4 1  1 9  aF/um112  
A rea  ( p o l y2 ) 42  aF/um112  
Area <meta l 1 )  3 1  aF/um112  
F r i n g e  ( substrate ) 4 9 0  3 2 2  5 6  3 6  aF/um 
Fr i n g e  ( po l y )  5 3  4 4  aF/um 
Fr inge  ( meta l 1 )  5 6  aF/um 
O ver lap ( N+act i v e )  343  aF/um 
Overlap C P +act ive ) 4 53  aF/um 
C I RCUIT  P A R AMETERS  U N ITS  
Inverters  K 
V i nv  1 , 0  2 , 16 V o l t s  
V i nv  1 , 5  2 , 39 V o l ts 
V o l  ( 1 00 u A ) 2 , 0  0 , 25 V o l t s  
V o h  ( 10 0  u A ) 2 , 0  4 , 69 V o l t s  
V i nv  2 . 0 2 , 5 4  V o l t s  
G a i n  2 , 0  -9 , 2 1 
R i n g  O s c i l l a t or  Freq , 
M O S  I S  ( 3 1-stag e , 5 V ) 3 6 , 6 2 MHz  
DIV16  ( 3 1-stag e , 5 V ) 4 0 , 2 4 MHz  
R i ng  O s c i l l a t or  P ower  
D I V 1 6  ( 3 1-stag e , 5 V ) 1 , 5 1 uW/MHz/g  
N 9 1 W  S PICE  LEVEL3  P A R AMETERS  
, M O DEL  CMOSN  N M O S  LEVEL=3  PHI=0 , 7 00000 T O X = 4 , 0600E-08  X J =0 , 200000U  T PG=1  
+ V T 0 =0 , 8093  DELTA = 1 , 6500E+OO  LD=4 , 1 4 4 0E-07  K P = 5 , 2580E-05  
+ U 0 =6 18 , 2  THETA =5 , 3 1 10E-02  RSH=1 , 58 40E+01  G A MM A=0 , 4 121  
+ NSUB=3 , 7010E+15  N FS=5 , 9090E+11  V MAX=1 , 6 760E+05  E T A=6 , 4 270E-02  
+ K A P P A = 4 , 5 7 4 0E-01  CGD0=5 , 2869E-10  CGS0 =5 , 2869E-10 
+ CGB0=3 , 4 581E-10  C J =1 , 4 229E-0 4 M J =6 , 2160E-01  C J S W = 5 , 0307E-10  
+ M J SW=2 , 4938E-01  PB=3 , 8328E-01  
* W e f f  = W drawn - D e l ta_W 
* The  s u g g e s t e d  D e l ta_W i s  2 , 0000E-09 
, M O DEL  C M OSP  P M O S  LEV EL=3  PHI=0 , 700000  T O X= 4 , 0 600E-08  X J =0 , 200000U  TP G=-1 
+ V T 0 =-0 , 8 460  DELTA = 4 , 6 1 4 0E-01  LD=4 , 9340E-07  K P = 1 , 8388E-05  
+ U 0=216 , 2  THETA=1 , 0720E-01  RSH=5 , 1170E+01  G A MM A=0 , 5 557  
+ NSUB=6 , 7 290E+15  N FS=5 , 9090E+11  VMAX=2 , 6220E+05  E T A = 7 , 9790E-02  
+ K A P P A = 1 , 0000E+01  CGD0=6 , 2948E-10  CGS0=6 , 2948E-10 
+ CGB 0 =3 , 8539E-10  C J =3 , 1 4 76E-04  M J =5 , 7 0 4 2E-01  C J SW = 3 , 1623E-10  
+ M J SW=2 , 4 970E-01  PB=8 , 8539E-01  
* W e f f  = W drawn - D e l t a_W 
* The  s u g g e s t ed  D e l t a_W i s  1 , 6070E-07  
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N91W  S P ICE  BSIM3  V E R S I O N  3 - 1  P A R A METERS  
SPICE  3 f5  Level  8 ,  Star-HSPICE L e v e l  4 9 ,  UTMOST  L e v e l  8 
* DATE : Mar  2 4/99  * LO T :  n 91w  W A F : 05 * Tempe rature_parameters = Defau l t  
- M O DEL  C M OSN  N M O S  C L E VEL  = 4 9  
+ V E R S I O N = 3 . 1  T N O M  = 2 7  T O X  = 4 - 06E-8  
+ X J  = 2E-7  NCH  = 8E16  VTHO  = 0 - 7 800861  
+K1  = 1 - 3257304  K2 = -0 - 2663331  K3  = 3 - 3 5 4 0235  
+K3B  = -5 - 7 4 56265 WO  = 1E-7  NLX  = 5 - 0 1 7 8 4 1E-8 
+DVTOW  = D DVT1W  = 5 - 3E6  D VT2W  = -0 - 032  
+ D V T O  = 0 - 8934518  D VT1  = 0 - 3510562  DVT2  = -0 - 3868226  
+UO  = 695 - 2 7 99 46 7  LIA  = 2 - 5 6 4957E-9  LIB  = 1 - 028628E-19  
+UC  = 4 - 80594 2E-11  V S A T  = 1 - 099499E5  AD  = 0 - 5000461  
+ A GS  = D - 1671009  BO = 2 - 0 68932E-6  8 1  = 3 - 876022E-6  
+KETA  = -0 - 0 2 4 1 1 7 1  A 1  = D A 2  = 1 
+RDSW  = 1 - 288299E3  P R W G  = -2 . 512952E-3  P R W B  = - 2 . 0 1 5395E-7  
+WR  = 1 W I N T  = 2 - 0 0 1 109E-7  L I N T  = 4 - 3 93779E-7  
+XL  = D xw  = D DWG  = - 4 . 181007E-8  
+DWB  = 9 - 275506E-8  · V O F F  = -D - 10500 4 1  N F A C T O R  = 0 - 361228  
+ C IT  = D C DSC  = 1 - 50600 4 E - 4  CDSCD  = D 
+CDSCB  = D E T AO  = 2 - 2 1 8 4 1 4 E-3  ETAB  = -9 . 0 30716E-4  
+ DSUB  = 5 ° 0 4 009E-3  P CLM  = 5 - 4 78981  P D I B L C 1  = 0 - 4 7 3 5 1 4 8  
+ P D I B L C 2  = 1 - 987973E-4  PDIBLCB  = -1E-3  D R O U T  = 0 - 3150364  
+PSCBE1  = 4 - 1 7 6 1 4 7E 1 0  PSCBE2  = 1 - 2 1 7 4 1 4E-6  P V A G  = 1 - 7 8 15 725  
+ DELT A  = 0 . 0 1 M O BM OD  = 1 P R T  = D 
+UTE  = -1 . 5  K T 1  = -0 . 1 1 KT1L  = D 
+KT2  = 0 . 022  U A 1  = 4 - 31E-9  UB1  = -7 . 61E-18  
+UC1  = -5 . 6E-11  AT  = 3 - 3E 4  W L  = D 
+WLN  = 1 WW = D W W N  = 1 
+ WWL  = D LL = D LLN  = 1 
+LW  = D LWN  = 1 L W L  = D 
+ C A P M O D  = 2 X P A R T  = 0 . 4  CGDO  = 5 ° 29E-10  
+CGSO  = 5 - 29E-10  CGBO  = D C J  = 1 - 4 22861E-4  
+ PB  = 0 - 383282  MJ  = 0 - 6215988  C J S W  = 5 . 0 307 45E-10  
+ PBSW  = 0 - 6 8 1 4 339  M J S W  = 0 - 2 493804  P V THO  = 5 . 216115E-3  
+PRDSW  = -1 - 96936E3  PK2  = -0 - 0576815  WKETA  = 0 - 0 4661 72  
+ LKET A  = 9 - 8 7 4 513E-3  ) * * 
- M O DEL  CMOSP  P M O S  C L E VEL  = 4 9  
+ V E RSI O N = 3 - 1  T N O M  = 2 7  T O X  = 4 - 06E-8  
+XJ  = 2E-7  NCH  = 8E16  VTHO  = -0 . 826916  
+K1  = 0 - 7250266  K2  = -0 - 025237  K3  = 8 - 0698586  
+K3B  = -2 - 3 4 7 4 126  WO  = 2 ° 191076E-6  NLX  = 1 - 3 1782E-7  
+DVTOW  = D D V T 1W  = 5 ° 3 E6 DVT2W  = -0 - 0 32  
+DVTO  = 3 - 3322671  D VT1  = 0 - 5057503  DVT2  = -D - 1 2 4 0 4 2 4  
+ LI O  = 283 . 9100584  LIA  = 5 - 532261E-9  LIB = 3 - 1826E-18  
+UC  = -9 . 52819E-11  VSAT  = 1 - 4 4 2 493E5  A D  = 0 - 95 41691  
+ A GS = 0 - 1 2 2 4 1 0 4  BO  = 7 - 056174E-7  8 1  = 4 .  2 7 7515E-7  
+KETA  = - 4 . 299405E-3  A 1  = D A 2  = 1 
+RDSW  = 2 . 69947E3  P RWG  = -0 - 011933  P R W B  = -8 . 892093E-3  
+WR  = 1 W I N T  = 2 - 153686E-7  L I N T  = 5 . 09883E-7  
+XL  = D xw = D DWG  = - 4 . 372868E-8  
+DWB  = 2 . 5 9 7 4 49E-8  V O F F  = -0 - 053662  N F A C T O R  = 0 . 3339533  
+CIT  = D CDSC  = 1 - 5 7 36 4E- 4  CDSCD  = D 
+ C DSCB  = D ETAO  = 0 - 0210985  E T AB  = 1 - 5 4 997E-4  
+ DSUB  = 0 - 0259152  PCLM  = 6 - 9 799452  P D IBLC1  = 0 - 3662639  
+PDIBLC2  = 0 - 0099931  PDIBLCB  = D D R O U T  = 4 - 192685E-3  
+ PSCBE1  = 2 - 699703E9  PSCBE2  = 3 - 839271E-9  PVAG  = 0 . 7 81 9165  
+DELTA  = 0 . 0 1  M O B M O D  = 1 P R T  = D 
+UTE  = -1 . 5  KT1  = -0 . 1 1 KT1L  = D 
+KT2  = 0 . 022 U A 1  = 4 - 31E-9  UB1  = -7 . 61E-18  
+UC1  = -5 . 6E-11  AT  = 3 . 3E 4  W L  = D 
+WLN  = 1 W W  = D W W N  = 1 
+WWL  = D LL = D LLN  = 1 
+LW  = D LWN  = 1 LWL  = D 
+ C A P M O D  = 2 X P A R T  = 0 . 4  C GD O  = 6 - 29E-10  
+CGSO  = 6 - 29E-10  CGBO  = D C J  = 3 - 1 4 7 558E-4  
+ PB  = 0 - 885389  MJ  = 0 - 5 7 0 4 1 7 2  C J S W  = 3 - 162317E-10  
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+PBSW  
+PRDSW  
+LKETA  
* 
= 0 , 9895045  
-1 , 88032 4 ( 3  
= -9 , 1 405E-3 
M JSW  
PK2  
) 
0 , 2 496954  
= -2 , 5 1 4253E-3  
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PVTHO  
W K E T A  
= 0 , 0684301  
9 , 4 7 1 3E-3 
Appendix 4 
* O n e-D i me n s i o n a l  L a t e r a l  In h i b i t i o n C i r c u i t  
- T R A N  1 0 M  1 00M  U I C  
- M O D E L  P_TYP E  PMOS  ( L E V E L = 2  V T 0 = - . 9  K P = 1 - 7 E - 5  G AMMA= - 5  
PHI= - 6 9 L AMBDA=0 - 0 4 
+ C G S 0 = 2 - 8 E - 1 0  C G D 0 = 2 - 8 E - 1 0  C J = 0 . 0 0 0 3 3  M J = . 5  C J SW = 4 - 4 E-
1 0  M J SW = - 3 3 J S = 0 . 0 0 1  
+ T O X = 4 - 2 5 E - 8  N F S = 1 E 1 1  L D = 3 , 5 E -7  U C R I T = 1 0 0 0  R S H = 4 5  A F=1  
KF = 7 - 2 E - 2 9 ) 
- M O D E L  N_TYP E  NMOS  < L EVEL = 2 V T 0 = - 9  K P = 5 - 7 E - 5  G AMMA= . 3  
P HI= - 7  L A MBDA=0 . 0 5 
+ C G S 0 = 1 - 8 E - 1 0  C G D 0 = 1 - 8 E-10  C J = 7 E - 5  M J = . 5  C J S W = 3 - 9 E - 1 0  
M J S W = - 3 3 J S = 0 - 0 0 1  
+ T O X = 4 - 2 5 E - 8  N F S = 1E11  L D=2 - 2 E - 7  U C R I T = 1 0 0 0  R S H = 2 5  A F = 1 
K F = 2 - 3 E - 2 9 ) 
* D E F I N E  P I X_VOLTS=3V  
- O P T I O N S  R E LTOL = 0 - 0 0 5  
- SU B C K T  P I X_2 I N  I N_E I N_W OUT  O U T_NEG  
M1  V P O W E R  G 1  OUT  OUT  N_TYP E  W = 4 U  L = 4 U  
M2  O U T  G 1  0 O U T  P_TYP E  W = 4 U  L = 2 U  
C1  I N_E G1  1P 
C2 I N_W G 1  1P 
C 3  IN G 1  6P 
R1  G1 0 1 E 1 2  
M3 V P OWER  G2  OUT_NEG  V POWER  P_TYP E  W = 8 U  L = 2 U  
M4  OUT_N E G  G 2  0 0 N_TYP E  W = 4 U  L = 4 U  
C 4  I N  G 2  1P  
C S  OUT_NEG  G 2  1 P  
R2  G 2  0 1 E 1 2  
V1  V P OWER  O 3 V  
, EN D S  
* {  P ULSE=3  R I S E = 10U  F ALL = 10U  P E R I O D = 2 0 - 0 1U } 
, SU B C K T  P U L S E # O  1 2 
v1  1 2 P ULSE  o 3 . 0 0 0 0  1u  1 0 . o o oou  1 0 . o o o o u  
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+ 5 - 0 D DDN  2 0 . 0 1 o u  
R 1  1 2 1 M E G  
. E N D S  
* D EFINE  V A L D D 1  =3V  
* DEFINE  VALD02  =3V  
* DEFINE  VALD03  =3V  
* DEFINE  V A L D 0 4  =3V  
* DEFINE  VALDOS  =OV  
* DEFINE  VALOOb  = D V  
* D E F I N E  V A L D O? = O V  
* D E F I N E  V A L D D 8  = O V  
R1  O U T  D 1 D M E G  
R 2  O U T N 1  D 1 D MEG  
R3 O U TN2  D 1 0 MEG  
R O O D  O U T W D D D  D 1 D MEG  
RDD1  O U T D 0 1  D 1 D MEG  
R DD2  O UTDD2  D 10MEG  
RD03  O U T 0 03  D 1 D MEG  
R D D 4  O U T 0 0 4  D 1 0MEG  
ROOS  O U T O D S  D 1 D MEG  
R O D b  O U T D O b  D 1 D MEG  
R O D ?  O U T DO?  D 1 0 MEG  
R 0 0 8  O U T OD8  D 1 0 M EG  
RD09  O U T O D 9  D 1 0 MEG  
V D D 1  I N 0 0 1  D V A L D D 1  
V DD 2  I N D D2  D V ALDD2  
V DD3  I N D03  D V A LOD3  
V D D 4  I N 00 4  D V A L O D 4  
V D O S  I N O O S  D V A L O O S  
V O O b  I N O O b  D V A L D D b  
V D D 7  I N 0 0 7  D V A L D O ?  
V D D 8  I N D 0 8  D V A L D D 8  
X D D 1  I N 0 0 1  NEGD02  NEGDD2  
X D02  I NOD2  N EGD03  N EGD01  
XD03  I N 003  N EGDD 4  N EGDD2  
X O D 4  I N 0 0 4  N EGOOS  N EGD03  
x oos  I N O O S  N EGDOb  N E G D D 4  
X D O b  I N D D b  N EGD07  N EGOOS  
X D D 7  I N 0 0 7  N EGDD8  N EGDOb  
X 0 0 8  I N 0 0 8  N EGD07  N EGD07  
* X2  I N D 0 4  D P U L S E # O  
O U T D D 1  N E G D D 1  P I X_2 
O U T D D2  N E G D D2  P I X_2 
O U T D D 3  N E G D D3  P I X_2 
O U T D D 4  N E G D D 4  P I X_2 
O U T D D S  N E G O D S  P I X_2 
O U T O D b  N E G D D b  P I X_2 
O U T D O ?  N E G D D 7 P I X_2 
O U T O D 8  N E G D D 8  P I X_2 
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- P R I N T  T R A N  V ( O U T O D 1  ) 
- P R I N T  T R A N  V ( O U T 0 0 2  ) 
- P R I N T  T R A N  V ( O U T 0 03  ) 
, P R I N T  T R A N  V ( O U T O D 4  ) 
- P R I N T  T R A N  V ( O U T O O S  ) 
, P R I N T  T R A N  V ( O U T O O b  ) 
, P R I N T  T R A N  V ( O U T 0 0 7  ) 
- P R I N T  T R A N  V ( O U T 0 0 8  ) 
* - P R I N T  T R A N  I N 0 0 4  
- E N D  
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